Items related to Analog Circuit Design: Low-Power Low-Voltage, Integrated...
Synopsis
The realization of signal sampling and quantization at high sample rates with low power dissipation is an important goal in many applications, includ ing portable video devices such as camcorders, personal communication devices such as wireless LAN transceivers, in the read channels of magnetic storage devices using digital data detection, and many others. This paper describes architecture and circuit approaches for the design of high-speed, low-power pipeline analog-to-digital converters in CMOS. Here the term high speed is taken to imply sampling rates above 1 Mhz. In the first section the dif ferent conversion techniques applicable in this range of sample rates is dis cussed. Following that the particular problems associated with power minimization in video-rate pipeline ADCs is discussed. These include optimi zation of capacitor sizes, design of low-voltage transmission gates, and opti mization of switched capacitor gain blocks and operational amplifiers for minimum power dissipation. As an example of the application of these tech niques, the design of a power-optimized lO-bit pipeline AID converter (ADC) that achieves =1. 67 mW per MS/s of sampling rate from 1 MS/s to 20 MS/s is described. 2. Techniques for CMOS Video-Rate AID Conversion Analog-to-digital conversion techniques can be categorized in many ways. One convenient means of comparing techniques is to examine the number of "analog clock cycles" required to produce one effective output sample of the signal being quantized.
"synopsis" may belong to another edition of this title.
Review
`The authors are to be complimented for collecting, into a single reference, a lot of interesting information related to the above mentioned topics, particularly useful for data-acquisition system designers, RF engineers, and others.'
Microelectronics Journal 29 (1998) 1039-1046
"About this title" may belong to another edition of this title.
- PublisherSpringer
- Publication date1994
- ISBN 10 0792395131
- ISBN 13 9780792395133
- BindingHardcover
- LanguageEnglish
- Number of pages408
- EditorRudy J. Van De Plassche, Willy M. C. Sansen, Johan H. Huijsing
Buy New
View this item
US$ 209.61
US$ 55.37 shipping from Germany to U.S.A.
Destination, rates & speedsOther Popular Editions of the Same Title
Search results for Analog Circuit Design: Low-Power Low-Voltage, Integrated...
Stock Image
Analog Circuit Design: Low-Power Low-Voltage, Integrated Filters and Smart Power
Seller: HPB-Red, Dallas, TX, U.S.A.
Seller rating 5 out of 5 stars
Hardcover. Condition: Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority! Seller Inventory # S_326135952
Quantity: 1 available
Seller Image
Analog Circuit Design: Low-Power Low-Voltage, Integrated Filters and Smart Power
Seller: Goodwill of Silicon Valley, SAN JOSE, CA, U.S.A.
Seller rating 4 out of 5 stars
Condition: good. Supports Goodwill of Silicon Valley job training programs. The cover and pages are in Good condition! Any other included accessories are also in Good condition showing use. Use can include some highlighting and writing, page and cover creases as well as other types visible wear. Seller Inventory # GWSVV.0792395131.G
Quantity: 1 available
Stock Image
Analog Circuit Design: Low-Power Low-Voltage, Integrated Filters and Smart Power
Seller: Kellogg Creek Books, Portland, OR, U.S.A.
Seller rating 5 out of 5 stars
Hardcover. Condition: Fine. Binding tight, content clean and straight. Appears unread. Cover in excellent, shiny condition. If purchasing internationally, inquire about shipping charges before purchase. Ships within 1-2 business days. Seller Inventory # 2646
Quantity: 1 available
Stock Image
Analog Circuit Design: Low-Power Low-Voltage, Integrated Filters and Smart Power Plassche, Rudy J. van de; Sansen, Willy M.C. and Huijsing, Johan
Seller: Librairie Parrêsia, Figeac, France
Seller rating 5 out of 5 stars
Hardcover. Condition: Used: Good. Analog Circuit Design: Low-Power Low-Voltage, Integrated Filters and Smart Power | J. van de Plassche et alii | Kluwer Academic, 1995, in-8 cartonnage éditeur, 400 pages. Couverture propre. Dos solide. Intérieur frais. Exemplaire de bibliothèque : petit code barre en pied de 1re de couv., cotation au dos, rares et discrets petits tampons à l'intérieur de l'ouvrage. Bel état ! [BT35]. Seller Inventory # 0705UN578BS
Quantity: 1 available
Stock Image
Analog Circuit Design : Low-Power Low-Voltage, Integrated Filters and Smart Power
Seller: Buchpark, Trebbin, Germany
Seller rating 5 out of 5 stars
Condition: Sehr gut. Zustand: Sehr gut - Gepflegter, sauberer Zustand. Außen: verschmutzt, angestoßen. Aus der Auflösung einer renommierten Bibliothek. Kann Stempel beinhalten. | Seiten: 412 | Sprache: Englisch | Produktart: Bücher. Seller Inventory # 3011933/202
Quantity: 1 available
Seller Image
Analog Circuit Design
Seller: moluna, Greven, Germany
Seller rating 5 out of 5 stars
Gebunden. Condition: New. Seller Inventory # 5971551
Quantity: Over 20 available
Seller Image
Analog Circuit Design
Print on DemandSeller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Buch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The realization of signal sampling and quantization at high sample rates with low power dissipation is an important goal in many applications, includ ing portable video devices such as camcorders, personal communication devices such as wireless LAN transceivers, in the read channels of magnetic storage devices using digital data detection, and many others. This paper describes architecture and circuit approaches for the design of high-speed, low-power pipeline analog-to-digital converters in CMOS. Here the term high speed is taken to imply sampling rates above 1 Mhz. In the first section the dif ferent conversion techniques applicable in this range of sample rates is dis cussed. Following that the particular problems associated with power minimization in video-rate pipeline ADCs is discussed. These include optimi zation of capacitor sizes, design of low-voltage transmission gates, and opti mization of switched capacitor gain blocks and operational amplifiers for minimum power dissipation. As an example of the application of these tech niques, the design of a power-optimized lO-bit pipeline AID converter (ADC) that achieves =1. 67 mW per MS/s of sampling rate from 1 MS/s to 20 MS/s is described. 2. Techniques for CMOS Video-Rate AID Conversion Analog-to-digital conversion techniques can be categorized in many ways. One convenient means of comparing techniques is to examine the number of 'analog clock cycles' required to produce one effective output sample of the signal being quantized. 412 pp. Englisch. Seller Inventory # 9780792395133
Quantity: 2 available
Stock Image
Analog Circuit Design: Low-Power Low-Voltage, Integrated Filters and Smart Power
Seller: Ria Christie Collections, Uxbridge, United Kingdom
Seller rating 5 out of 5 stars
Condition: New. In. Seller Inventory # ria9780792395133_new
Quantity: Over 20 available
Seller Image
Analog Circuit Design : Low-Power Low-Voltage, Integrated Filters and Smart Power
Published by
Springer US, Springer US, 1994
ISBN 10: 0792395131
ISBN 13: 9780792395133
New
Hardcover
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Buch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - The realization of signal sampling and quantization at high sample rates with low power dissipation is an important goal in many applications, includ ing portable video devices such as camcorders, personal communication devices such as wireless LAN transceivers, in the read channels of magnetic storage devices using digital data detection, and many others. This paper describes architecture and circuit approaches for the design of high-speed, low-power pipeline analog-to-digital converters in CMOS. Here the term high speed is taken to imply sampling rates above 1 Mhz. In the first section the dif ferent conversion techniques applicable in this range of sample rates is dis cussed. Following that the particular problems associated with power minimization in video-rate pipeline ADCs is discussed. These include optimi zation of capacitor sizes, design of low-voltage transmission gates, and opti mization of switched capacitor gain blocks and operational amplifiers for minimum power dissipation. As an example of the application of these tech niques, the design of a power-optimized lO-bit pipeline AID converter (ADC) that achieves =1. 67 mW per MS/s of sampling rate from 1 MS/s to 20 MS/s is described. 2. Techniques for CMOS Video-Rate AID Conversion Analog-to-digital conversion techniques can be categorized in many ways. One convenient means of comparing techniques is to examine the number of 'analog clock cycles' required to produce one effective output sample of the signal being quantized. Seller Inventory # 9780792395133
Quantity: 1 available