Items related to A SystemVerilog Primer
Synopsis
- Written for new users. - Explains the language through simple examples. - Explains the syntax of language using commonly-used design terminology. - Based on IEEE 1800-2009 - Writing is made easier by providing a number of examples - Many hardware modeling examples also been provided to make this an excellent reference
"synopsis" may belong to another edition of this title.
About the Author
Bhasker is an Architect at eSilicon Corporation. He was a Distinguished Member of Technical Staff at Bell Laboratories. He has received a Meritorious Service Award from IEEE Computer Society for his technical contributions and continued leadership in the development of the EDA standards, especially the VHDL nad Verilog RTL synthesis standards.
"About this title" may belong to another edition of this title.
Search results for A SystemVerilog Primer
Seller Image
A SystemVerilog Primer
Seller: Goodwill of Silicon Valley, SAN JOSE, CA, U.S.A.
Seller rating 4 out of 5 stars
Condition: very_good. Supports Goodwill of Silicon Valley job training programs. The cover and pages are in very good condition! The cover and any other included accessories are also in very good condition showing some minor use. The spine is straight, there are no rips tears or creases on the cover or the pages. Seller Inventory # GWSVV.0965039110.VG
Quantity: 1 available