High-Speed CMOS Transceiver: Principles, Design and Implementation using Multi-level (4-PAM) Signaling

 
9783659214318: High-Speed CMOS Transceiver: Principles, Design and Implementation using Multi-level (4-PAM) Signaling
View all copies of this ISBN edition:
 
 

With the exponential growth in speed and integration levels of integrated circuits (ICs), the inter-connection bandwidth between chips is becoming the major performance-limiting factor with modern digital systems. High-speed links in the Gbps ranges have been traditionally implemented in GaAs or bipolar technologies. However, CMOS, despite its slower device speed, is now becoming the target technology of choice for high-speed integrated systems due to its widespread availability and higher integration levels possible. This book explores various signaling techniques and circuit architectures for designing a low-cost high-speed serial link in CMOS technology with the objective of maximizing the operating bandwidth and transmission distance. The book provides a thorough overview of the principles, challenges and concepts involved in high-speed transceiver design and describes how to implement a transceiver in CMOS with detailed circuit schematics and simulation results. The book is a valuable resource to any professional or student involved in high-speed circuit design or anyone trying to learn about CMOS transceivers.

"synopsis" may belong to another edition of this title.

About the Author:

Balu Joseph, is an Entrepreneur and Electrical Engineer. He is the Founder and CEO of Vellka. He has held various positions at Cadence, Agere Systems, IBM and Wipro. He has an MS in Electrical Engineering from North Carolina State University and a B.Tech in Electronics & Communication Engineering from Regional Engineering College Calicut.

"About this title" may belong to another edition of this title.

Buy New View Book
List Price: US$ 81.00
US$ 65.25

Convert currency

Shipping: US$ 3.51
From Germany to U.S.A.

Destination, rates & speeds

Add to Basket

Top Search Results from the AbeBooks Marketplace

1.

Joseph, Balu
ISBN 10: 3659214310 ISBN 13: 9783659214318
New Quantity Available: 1
Seller:
Rating
[?]

Book Description Condition: New. Publisher/Verlag: LAP Lambert Academic Publishing | Principles, Design and Implementation using Multi-level (4-PAM) Signaling | With the exponential growth in speed and integration levels of integrated circuits (ICs), the inter-connection bandwidth between chips is becoming the major performance-limiting factor with modern digital systems. High-speed links in the Gbps ranges have been traditionally implemented in GaAs or bipolar technologies. However, CMOS, despite its slower device speed, is now becoming the target technology of choice for high-speed integrated systems due to its widespread availability and higher integration levels possible. This book explores various signaling techniques and circuit architectures for designing a low-cost high-speed serial link in CMOS technology with the objective of maximizing the operating bandwidth and transmission distance. The book provides a thorough overview of the principles, challenges and concepts involved in high-speed transceiver design and describes how to implement a transceiver in CMOS with detailed circuit schematics and simulation results. The book is a valuable resource to any professional or student involved in high-speed circuit design or anyone trying to learn about CMOS transceivers. | Format: Paperback | Language/Sprache: english | 144 pp. Seller Inventory # K9783659214318

More information about this seller | Contact this seller

Buy New
US$ 65.25
Convert currency

Add to Basket

Shipping: US$ 3.51
From Germany to U.S.A.
Destination, rates & speeds

2.

Balu Joseph
Published by LAP Lambert Academic Publishing Okt 2013 (2013)
ISBN 10: 3659214310 ISBN 13: 9783659214318
New Taschenbuch Quantity Available: 1
Seller:
BuchWeltWeit Inh. Ludwig Meier e.K.
(Bergisch Gladbach, Germany)
Rating
[?]

Book Description LAP Lambert Academic Publishing Okt 2013, 2013. Taschenbuch. Condition: Neu. Neuware - With the exponential growth in speed and integration levels of integrated circuits (ICs), the inter-connection bandwidth between chips is becoming the major performance-limiting factor with modern digital systems. High-speed links in the Gbps ranges have been traditionally implemented in GaAs or bipolar technologies. However, CMOS, despite its slower device speed, is now becoming the target technology of choice for high-speed integrated systems due to its widespread availability and higher integration levels possible. This book explores various signaling techniques and circuit architectures for designing a low-cost high-speed serial link in CMOS technology with the objective of maximizing the operating bandwidth and transmission distance. The book provides a thorough overview of the principles, challenges and concepts involved in high-speed transceiver design and describes how to implement a transceiver in CMOS with detailed circuit schematics and simulation results. The book is a valuable resource to any professional or student involved in high-speed circuit design or anyone trying to learn about CMOS transceivers. 144 pp. Englisch. Seller Inventory # 9783659214318

More information about this seller | Contact this seller

Buy New
US$ 71.31
Convert currency

Add to Basket

Shipping: US$ 20.10
From Germany to U.S.A.
Destination, rates & speeds

3.

Balu Joseph
Published by LAP Lambert Academic Publishing Okt 2013 (2013)
ISBN 10: 3659214310 ISBN 13: 9783659214318
New Taschenbuch Quantity Available: 1
Seller:
Rheinberg-Buch
(Bergisch Gladbach, Germany)
Rating
[?]

Book Description LAP Lambert Academic Publishing Okt 2013, 2013. Taschenbuch. Condition: Neu. Neuware - With the exponential growth in speed and integration levels of integrated circuits (ICs), the inter-connection bandwidth between chips is becoming the major performance-limiting factor with modern digital systems. High-speed links in the Gbps ranges have been traditionally implemented in GaAs or bipolar technologies. However, CMOS, despite its slower device speed, is now becoming the target technology of choice for high-speed integrated systems due to its widespread availability and higher integration levels possible. This book explores various signaling techniques and circuit architectures for designing a low-cost high-speed serial link in CMOS technology with the objective of maximizing the operating bandwidth and transmission distance. The book provides a thorough overview of the principles, challenges and concepts involved in high-speed transceiver design and describes how to implement a transceiver in CMOS with detailed circuit schematics and simulation results. The book is a valuable resource to any professional or student involved in high-speed circuit design or anyone trying to learn about CMOS transceivers. 144 pp. Englisch. Seller Inventory # 9783659214318

More information about this seller | Contact this seller

Buy New
US$ 71.31
Convert currency

Add to Basket

Shipping: US$ 20.10
From Germany to U.S.A.
Destination, rates & speeds

4.

Balu Joseph
Published by LAP Lambert Academic Publishing Okt 2013 (2013)
ISBN 10: 3659214310 ISBN 13: 9783659214318
New Taschenbuch Quantity Available: 1
Print on Demand
Seller:
AHA-BUCH GmbH
(Einbeck, Germany)
Rating
[?]

Book Description LAP Lambert Academic Publishing Okt 2013, 2013. Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Neuware - With the exponential growth in speed and integration levels of integrated circuits (ICs), the inter-connection bandwidth between chips is becoming the major performance-limiting factor with modern digital systems. High-speed links in the Gbps ranges have been traditionally implemented in GaAs or bipolar technologies. However, CMOS, despite its slower device speed, is now becoming the target technology of choice for high-speed integrated systems due to its widespread availability and higher integration levels possible. This book explores various signaling techniques and circuit architectures for designing a low-cost high-speed serial link in CMOS technology with the objective of maximizing the operating bandwidth and transmission distance. The book provides a thorough overview of the principles, challenges and concepts involved in high-speed transceiver design and describes how to implement a transceiver in CMOS with detailed circuit schematics and simulation results. The book is a valuable resource to any professional or student involved in high-speed circuit design or anyone trying to learn about CMOS transceivers. 144 pp. Englisch. Seller Inventory # 9783659214318

More information about this seller | Contact this seller

Buy New
US$ 71.31
Convert currency

Add to Basket

Shipping: US$ 34.62
From Germany to U.S.A.
Destination, rates & speeds

5.

Balu Joseph
Published by LAP Lambert Academic Publishing (2013)
ISBN 10: 3659214310 ISBN 13: 9783659214318
New Paperback Quantity Available: 1
Seller:
The Book Depository EURO
(London, United Kingdom)
Rating
[?]

Book Description LAP Lambert Academic Publishing, 2013. Paperback. Condition: New. Language: English . Brand New Book. With the exponential growth in speed and integration levels of integrated circuits (ICs), the inter-connection bandwidth between chips is becoming the major performance-limiting factor with modern digital systems. High-speed links in the Gbps ranges have been traditionally implemented in GaAs or bipolar technologies. However, CMOS, despite its slower device speed, is now becoming the target technology of choice for high-speed integrated systems due to its widespread availability and higher integration levels possible. This book explores various signaling techniques and circuit architectures for designing a low-cost high-speed serial link in CMOS technology with the objective of maximizing the operating bandwidth and transmission distance. The book provides a thorough overview of the principles, challenges and concepts involved in high-speed transceiver design and describes how to implement a transceiver in CMOS with detailed circuit schematics and simulation results. The book is a valuable resource to any professional or student involved in high-speed circuit design or anyone trying to learn about CMOS transceivers. Seller Inventory # KNV9783659214318

More information about this seller | Contact this seller

Buy New
US$ 106.97
Convert currency

Add to Basket

Shipping: US$ 3.92
From United Kingdom to U.S.A.
Destination, rates & speeds

6.

Balu Joseph
Published by LAP LAMBERT Academic Publishing (2012)
ISBN 10: 3659214310 ISBN 13: 9783659214318
New Softcover Quantity Available: 1
Seller:
Irish Booksellers
(Portland, ME, U.S.A.)
Rating
[?]

Book Description LAP LAMBERT Academic Publishing, 2012. Condition: New. book. Seller Inventory # M3659214310

More information about this seller | Contact this seller

Buy New
US$ 129.20
Convert currency

Add to Basket

Shipping: US$ 3.27
Within U.S.A.
Destination, rates & speeds