Items related to Modeling and Evaluation of Networks on Chip
Synopsis
The current process technologies are able to integrate billions of transistors on a single chip and the density of integration is even increasing. To effectively utilize the continuous increase in on-chip area there is a trend towards integration of more and more processing elements e.g. general-purpose processors, DSPs, memories, ASICs, reconfigurable hardware and custom hardware onto a single chip. The continuous increasing demand in number of on-chip resources has lead the SoC researchers to design scalable, modular and efficient on-chip communication infrastructures known as networks on chip (NoC). Design and selection of appropriate architecture, routing algorithm, router micro-architecture and mapping techniques for on-chip communication has a key role in the design and implementation of the complete platform for NoC. This book contributes by presenting two simulation models and then applying these models on some proposed generic as well as application specific efficient, scalable and optimized architectures & routing algorithms for on-chip communication.
"synopsis" may belong to another edition of this title.
About the Author
Sheraz Anjum, PhD: Microelectronics and Solid-State Electronics from Institute of Microelectronics, Graduate University of Chinese Academy of Sciences, Beijing, China. Associate Professor at the Department of Electrical Engineering, COMSATS Institute of Information Technology, Wah Cantt Pakistan.
"About this title" may belong to another edition of this title.
Buy New
View this item
US$ 59.80
US$ 26.76 shipping from Germany to U.S.A.
Destination, rates & speedsSearch results for Modeling and Evaluation of Networks on Chip
Seller Image
Modeling and Evaluation of Networks on Chip
Published by
LAP LAMBERT Academic Publishing Apr 2013, 2013
ISBN 10: 3659383821
ISBN 13: 9783659383823
New
Taschenbuch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The current process technologies are able to integrate billions of transistors on a single chip and the density of integration is even increasing. To effectively utilize the continuous increase in on-chip area there is a trend towards integration of more and more processing elements e.g. general-purpose processors, DSPs, memories, ASICs, reconfigurable hardware and custom hardware onto a single chip. The continuous increasing demand in number of on-chip resources has lead the SoC researchers to design scalable, modular and efficient on-chip communication infrastructures known as networks on chip (NoC). Design and selection of appropriate architecture, routing algorithm, router micro-architecture and mapping techniques for on-chip communication has a key role in the design and implementation of the complete platform for NoC. This book contributes by presenting two simulation models and then applying these models on some proposed generic as well as application specific efficient, scalable and optimized architectures & routing algorithms for on-chip communication. 108 pp. Englisch. Seller Inventory # 9783659383823
Quantity: 2 available
Seller Image
Modeling and Evaluation of Networks on Chip
Published by
LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659383821
ISBN 13: 9783659383823
New
Softcover
Seller: moluna, Greven, Germany
Seller rating 5 out of 5 stars
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Anjum SherazSheraz Anjum, PhD: Microelectronics and Solid-State Electronics from Institute of Microelectronics, Graduate University of Chinese Academy of Sciences, Beijing, China. Associate Professor at the Department of Electrical . Seller Inventory # 5152648
Quantity: Over 20 available
Seller Image
Modeling and Evaluation of Networks on Chip
Published by
LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659383821
ISBN 13: 9783659383823
New
Taschenbuch
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The current process technologies are able to integrate billions of transistors on a single chip and the density of integration is even increasing. To effectively utilize the continuous increase in on-chip area there is a trend towards integration of more and more processing elements e.g. general-purpose processors, DSPs, memories, ASICs, reconfigurable hardware and custom hardware onto a single chip. The continuous increasing demand in number of on-chip resources has lead the SoC researchers to design scalable, modular and efficient on-chip communication infrastructures known as networks on chip (NoC). Design and selection of appropriate architecture, routing algorithm, router micro-architecture and mapping techniques for on-chip communication has a key role in the design and implementation of the complete platform for NoC. This book contributes by presenting two simulation models and then applying these models on some proposed generic as well as application specific efficient, scalable and optimized architectures & routing algorithms for on-chip communication. Seller Inventory # 9783659383823
Quantity: 1 available
Seller Image
Modeling and Evaluation of Networks on Chip
Published by
LAP LAMBERT Academic Publishing Apr 2013, 2013
ISBN 10: 3659383821
ISBN 13: 9783659383823
New
Taschenbuch
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -The current process technologies are able to integrate billions of transistors on a single chip and the density of integration is even increasing. To effectively utilize the continuous increase in on-chip area there is a trend towards integration of more and more processing elements e.g. general-purpose processors, DSPs, memories, ASICs, reconfigurable hardware and custom hardware onto a single chip. The continuous increasing demand in number of on-chip resources has lead the SoC researchers to design scalable, modular and efficient on-chip communication infrastructures known as networks on chip (NoC). Design and selection of appropriate architecture, routing algorithm, router micro-architecture and mapping techniques for on-chip communication has a key role in the design and implementation of the complete platform for NoC. This book contributes by presenting two simulation models and then applying these models on some proposed generic as well as application specific efficient, scalable and optimized architectures & routing algorithms for on-chip communication.Books on Demand GmbH, Überseering 33, 22297 Hamburg 108 pp. Englisch. Seller Inventory # 9783659383823
Quantity: 1 available
Stock Image
Modeling and Evaluation of Networks on Chip
Published by
LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659383821
ISBN 13: 9783659383823
Used
Paperback
Seller: Mispah books, Redhill, SURRE, United Kingdom
Seller rating 4 out of 5 stars
Paperback. Condition: Like New. Like New. book. Seller Inventory # ERICA75836593838216
Quantity: 1 available