Items related to High Performance Comparator Design using Hybrid PTL/CMOS...
- ISBN 10 365942093X
- ISBN 13 9783659420931
- BindingPaperback
Buy New
Learn more about this copy
US$ 44.00
Shipping:
US$ 24.63
From Germany to U.S.A.
Top Search Results from the AbeBooks Marketplace
Seller Image
High Performance Comparator Design using Hybrid PTL/CMOS Logic Style
Published by
LAP LAMBERT Academic Publishing Sep 2013
(2013)
ISBN 10: 365942093X
ISBN 13: 9783659420931
New
Taschenbuch
Quantity: 2
Seller:
Rating
Book Description Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The main objective of this book is to provide new low power, low area and low power delay product solution for Very Large Scale Integration (VLSI) designers. At circuit level, Hybrid PTL/CMOS logic style gives best results over CMOS only and PTL only. A fine cost-performance ratio comparator design based on modified 1's complement principle and conditional sum adder scheme using Hybrid PTL/CMOS logic style has been proposed in this report and the proposed design has small power dissipation, low power delay product and less area over various parameter ranges. Simulations are based on BSIM 3V3 90nm CMOS technology. It shows an 8-bit comparator of the proposed architecture only needs 154 transistors. 84 pp. Englisch. Seller Inventory # 9783659420931
Buy New
US$ 44.00
Convert currency
Seller Image
High Performance Comparator Design using Hybrid PTL/CMOS Logic Style
Published by
LAP LAMBERT Academic Publishing
ISBN 10: 365942093X
ISBN 13: 9783659420931
New
Taschenbuch
Quantity: 1
Seller:
Rating
Book Description Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The main objective of this book is to provide new low power, low area and low power delay product solution for Very Large Scale Integration (VLSI) designers. At circuit level, Hybrid PTL/CMOS logic style gives best results over CMOS only and PTL only. A fine cost-performance ratio comparator design based on modified 1's complement principle and conditional sum adder scheme using Hybrid PTL/CMOS logic style has been proposed in this report and the proposed design has small power dissipation, low power delay product and less area over various parameter ranges. Simulations are based on BSIM 3V3 90nm CMOS technology. It shows an 8-bit comparator of the proposed architecture only needs 154 transistors. Seller Inventory # 9783659420931
Buy New
US$ 44.00
Convert currency
Seller Image
High Performance Comparator Design using Hybrid PTL/CMOS Logic Style
Published by
LAP LAMBERT Academic Publishing
(2013)
ISBN 10: 365942093X
ISBN 13: 9783659420931
New
Softcover
Quantity: > 20
Seller:
Rating
Book Description Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Sharma GeetanjaliMs. Geetanjali Sharma received her Master s degree in VLSI Design and B.Tech degree in Electronics and Communication Engg. from Rajasthan University,India.She is currently working as an Assistant Professor with MSIT,. Seller Inventory # 385766639
Buy New
US$ 37.77
Convert currency