Synopsis
3D stacking of logic and memory devices is essential to keep the Moore's law ticking. In 3D integration, memory devices can be stacked on the top of processors. TSV based 3D memory architecture enables the reuse of logic dies with multiple memory layers. Conventional 3D memory suffer from speed, power and yield overhead due to large parasitic load of TSV and cross layer PVT variations. In order to overcome these limitations, this paper the physical design of a semi master-slave (SMS) architecture of 3D SRAM which provides a constant-load logic-SRAM interface across various stacked layers and high tolerance for variations in cross-layer PVT is introduced. The SMS scheme is combined with self-timed differential-TSV (STDT) employing a TSV-load tracking scheme to achieve small TSV voltage swing for suppressing power and speed overheads of cross-layer TSV signal communication resulting from large TSV parasitic loads in UMCP designs with scalable stacked layers and wide IO. This provides a universal memory capacity platform.
"synopsis" may belong to another edition of this title.
Search results for Performance Evaluation of 3D SRAM Architecture using...
Seller Image
Performance Evaluation of 3D SRAM Architecture using Coaxial TSV
Published by
LAP Lambert Academic Publishing Jul 2015, 2015
ISBN 10: 3659746495
ISBN 13: 9783659746499
New
Taschenbuch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -3D stacking of logic and memory devices is essential to keep the Moore's law ticking. In 3D integration, memory devices can be stacked on the top of processors. TSV based 3D memory architecture enables the reuse of logic dies with multiple memory layers. Conventional 3D memory suffer from speed, power and yield overhead due to large parasitic load of TSV and cross layer PVT variations. In order to overcome these limitations, this paper the physical design of a semi master-slave (SMS) architecture of 3D SRAM which provides a constant-load logic-SRAM interface across various stacked layers and high tolerance for variations in cross-layer PVT is introduced. The SMS scheme is combined with self-timed differential-TSV (STDT) employing a TSV-load tracking scheme to achieve small TSV voltage swing for suppressing power and speed overheads of cross-layer TSV signal communication resulting from large TSV parasitic loads in UMCP designs with scalable stacked layers and wide IO. This provides a universal memory capacity platform. 68 pp. Englisch. Seller Inventory # 9783659746499
Seller Image
Performance Evaluation of 3D SRAM Architecture using Coaxial TSV
Published by
LAP LAMBERT Academic Publishing, 2015
ISBN 10: 3659746495
ISBN 13: 9783659746499
New
Softcover
Seller: moluna, Greven, Germany
Seller rating 4 out of 5 stars
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Prasath R. ArunR. Arun Prasath, Faculty in the Department of Electronics and Communication Engineering at Anna University Regional Office, Madurai. Currently pursuing his Ph.D under faculty of Information and Communication Engineerin. Seller Inventory # 158224315
Buy New
US$ 37.10
Shipping:
US$ 56.43
From Germany to U.S.A.
Quantity: Over 20 available
Seller Image
Performance Evaluation of 3D SRAM Architecture using Coaxial TSV
Published by
LAP Lambert Academic Publishing Jul 2015, 2015
ISBN 10: 3659746495
ISBN 13: 9783659746499
New
Taschenbuch
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. Neuware -3D stacking of logic and memory devices is essential to keep the Moore¿s law ticking. In 3D integration, memory devices can be stacked on the top of processors. TSV based 3D memory architecture enables the reuse of logic dies with multiple memory layers. Conventional 3D memory suffer from speed, power and yield overhead due to large parasitic load of TSV and cross layer PVT variations. In order to overcome these limitations, this paper the physical design of a semi master-slave (SMS) architecture of 3D SRAM which provides a constant-load logic-SRAM interface across various stacked layers and high tolerance for variations in cross-layer PVT is introduced. The SMS scheme is combined with self-timed differential-TSV (STDT) employing a TSV-load tracking scheme to achieve small TSV voltage swing for suppressing power and speed overheads of cross-layer TSV signal communication resulting from large TSV parasitic loads in UMCP designs with scalable stacked layers and wide IO. This provides a universal memory capacity platform.Books on Demand GmbH, Überseering 33, 22297 Hamburg 68 pp. Englisch. Seller Inventory # 9783659746499
Seller Image
Performance Evaluation of 3D SRAM Architecture using Coaxial TSV : Research Perspective
Published by
LAP Lambert Academic Publishing, 2015
ISBN 10: 3659746495
ISBN 13: 9783659746499
New
Taschenbuch
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - 3D stacking of logic and memory devices is essential to keep the Moore's law ticking. In 3D integration, memory devices can be stacked on the top of processors. TSV based 3D memory architecture enables the reuse of logic dies with multiple memory layers. Conventional 3D memory suffer from speed, power and yield overhead due to large parasitic load of TSV and cross layer PVT variations. In order to overcome these limitations, this paper the physical design of a semi master-slave (SMS) architecture of 3D SRAM which provides a constant-load logic-SRAM interface across various stacked layers and high tolerance for variations in cross-layer PVT is introduced. The SMS scheme is combined with self-timed differential-TSV (STDT) employing a TSV-load tracking scheme to achieve small TSV voltage swing for suppressing power and speed overheads of cross-layer TSV signal communication resulting from large TSV parasitic loads in UMCP designs with scalable stacked layers and wide IO. This provides a universal memory capacity platform. Seller Inventory # 9783659746499
Seller Image
Performance Evaluation of 3D SRAM Architecture using Coaxial TSV | Research Perspective
Published by
LAP Lambert Academic Publishing, 2015
ISBN 10: 3659746495
ISBN 13: 9783659746499
New
Taschenbuch
Seller: preigu, Osnabrück, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. Performance Evaluation of 3D SRAM Architecture using Coaxial TSV | Research Perspective | R. Arun Prasath (u. a.) | Taschenbuch | 68 S. | Englisch | 2015 | LAP Lambert Academic Publishing | EAN 9783659746499 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu. Seller Inventory # 104436321