Adiabatic Logic: Future Trend and System Level Perspective (Springer Series in Advanced Microelectronics)

0 avg rating
( 0 ratings by Goodreads )
 
9789400723443: Adiabatic Logic: Future Trend and System Level Perspective (Springer Series in Advanced Microelectronics)
View all copies of this ISBN edition:
 
 

Adiabatic logic is a potential successor for static CMOS circuit design when it comes to ultra-low-power energy consumption. Future development like the evolutionary shrinking of the minimum feature size as well as revolutionary novel transistor concepts will change the gate level savings gained by adiabatic logic. In addition, the impact of worsening degradation effects has to be considered in the design of adiabatic circuits. The impact of the technology trends on the figures of merit of adiabatic logic, energy saving potential and optimum operating frequency, are investigated, as well as degradation related issues. Adiabatic logic benefits from future devices, is not susceptible to Hot Carrier Injection, and shows less impact of Bias Temperature Instability than static CMOS circuits. Major interest also lies on the efficient generation of the applied power-clock signal. This oscillating power supply can be used to save energy in short idle times by disconnecting circuits. An efficient way to generate the power-clock is by means of the synchronous 2N2P LC oscillator, which is also robust with respect to pattern-induced capacitive variations. An easy to implement but powerful power-clock gating supplement is proposed by gating the synchronization signals. Diverse implementations to shut down the system are presented and rated for their applicability and other aspects like energy reduction capability and data retention. Advantageous usage of adiabatic logic requires compact and efficient arithmetic structures. A broad variety of adder structures and a Coordinate Rotation Digital Computer are compared and rated according to energy consumption and area usage, and the resulting energy saving potential against static CMOS proves the ultra-low-power capability of adiabatic logic. In the end, a new circuit topology has to compete with static CMOS also in productivity. On a 130nm test chip, a large scale test vehicle containing an FIR filter was implemented in adiabatic logic, utilizing a standard, library-based design flow, fabricated, measured and compared to simulations of a static CMOS counterpart, with measured saving factors compliant to the values gained by simulation. This leads to the conclusion that adiabatic logic is ready for productive design due to compatibility not only to CMOS technology, but also to electronic design automation (EDA) tools developed for static CMOS system design.

"synopsis" may belong to another edition of this title.

About the Author:

Philip Teichmann studied electrical engineering at the Technische Universität München with a focus on the physics of electronic devices and microelectronics. During his work at the Institute of Technical Electronics at the Technische Univeristät München he focused on the design of circuits for ultra low-power energy consumption. He has authored and co-authored several papers on Adiabatic Logic and presented his work at international conferences.

"About this title" may belong to another edition of this title.

Buy New View Book
List Price: US$ 159.99
US$ 128.34

Convert currency

Shipping: FREE
From United Kingdom to U.S.A.

Destination, rates & speeds

Add to Basket

Other Popular Editions of the Same Title

9789400737273: Adiabatic Logic: Future Trend and System Level Perspective (Springer Series in Advanced Microelectronics) (Volume 34)

Featured Edition

ISBN 10:  9400737270 ISBN 13:  9789400737273
Publisher: Springer, 2013
Softcover

Top Search Results from the AbeBooks Marketplace

1.

Philip Teichmann
Published by Springer, Netherlands (2011)
ISBN 10: 940072344X ISBN 13: 9789400723443
New Hardcover Quantity Available: 1
Seller:
Book Depository International
(London, United Kingdom)
Rating
[?]

Book Description Springer, Netherlands, 2011. Hardback. Condition: New. 2012. Language: English . Brand New Book. Adiabatic logic is a potential successor for static CMOS circuit design when it comes to ultra-low-power energy consumption. Future development like the evolutionary shrinking of the minimum feature size as well as revolutionary novel transistor concepts will change the gate level savings gained by adiabatic logic. In addition, the impact of worsening degradation effects has to be considered in the design of adiabatic circuits. The impact of the technology trends on the figures of merit of adiabatic logic, energy saving potential and optimum operating frequency, are investigated, as well as degradation related issues. Adiabatic logic benefits from future devices, is not susceptible to Hot Carrier Injection, and shows less impact of Bias Temperature Instability than static CMOS circuits. Major interest also lies on the efficient generation of the applied power-clock signal. This oscillating power supply can be used to save energy in short idle times by disconnecting circuits. An efficient way to generate the power-clock is by means of the synchronous 2N2P LC oscillator, which is also robust with respect to pattern-induced capacitive variations. An easy to implement but powerful power-clock gating supplement is proposed by gating the synchronization signals. Diverse implementations to shut down the system are presented and rated for their applicability and other aspects like energy reduction capability and data retention. Advantageous usage of adiabatic logic requires compact and efficient arithmetic structures. A broad variety of adder structures and a Coordinate Rotation Digital Computer are compared and rated according to energy consumption and area usage, and the resulting energy saving potential against static CMOS proves the ultra-low-power capability of adiabatic logic. In the end, a new circuit topology has to compete with static CMOS also in productivity. On a 130nm test chip, a large scale test vehicle containing an FIR filter was implemented in adiabatic logic, utilizing a standard, library-based design flow, fabricated, measured and compared to simulations of a static CMOS counterpart, with measured saving factors compliant to the values gained by simulation. This leads to the conclusion that adiabatic logic is ready for productive design due to compatibility not only to CMOS technology, but also to electronic design automation (EDA) tools developed for static CMOS system design. Seller Inventory # LIB9789400723443

More information about this seller | Contact this seller

Buy New
US$ 128.34
Convert currency

Add to Basket

Shipping: FREE
From United Kingdom to U.S.A.
Destination, rates & speeds

2.

Philip Teichmann
Published by Springer, Netherlands (2011)
ISBN 10: 940072344X ISBN 13: 9789400723443
New Hardcover Quantity Available: 1
Seller:
The Book Depository
(London, United Kingdom)
Rating
[?]

Book Description Springer, Netherlands, 2011. Hardback. Condition: New. 2012. Language: English . Brand New Book. Adiabatic logic is a potential successor for static CMOS circuit design when it comes to ultra-low-power energy consumption. Future development like the evolutionary shrinking of the minimum feature size as well as revolutionary novel transistor concepts will change the gate level savings gained by adiabatic logic. In addition, the impact of worsening degradation effects has to be considered in the design of adiabatic circuits. The impact of the technology trends on the figures of merit of adiabatic logic, energy saving potential and optimum operating frequency, are investigated, as well as degradation related issues. Adiabatic logic benefits from future devices, is not susceptible to Hot Carrier Injection, and shows less impact of Bias Temperature Instability than static CMOS circuits. Major interest also lies on the efficient generation of the applied power-clock signal. This oscillating power supply can be used to save energy in short idle times by disconnecting circuits. An efficient way to generate the power-clock is by means of the synchronous 2N2P LC oscillator, which is also robust with respect to pattern-induced capacitive variations. An easy to implement but powerful power-clock gating supplement is proposed by gating the synchronization signals. Diverse implementations to shut down the system are presented and rated for their applicability and other aspects like energy reduction capability and data retention. Advantageous usage of adiabatic logic requires compact and efficient arithmetic structures. A broad variety of adder structures and a Coordinate Rotation Digital Computer are compared and rated according to energy consumption and area usage, and the resulting energy saving potential against static CMOS proves the ultra-low-power capability of adiabatic logic. In the end, a new circuit topology has to compete with static CMOS also in productivity. On a 130nm test chip, a large scale test vehicle containing an FIR filter was implemented in adiabatic logic, utilizing a standard, library-based design flow, fabricated, measured and compared to simulations of a static CMOS counterpart, with measured saving factors compliant to the values gained by simulation. This leads to the conclusion that adiabatic logic is ready for productive design due to compatibility not only to CMOS technology, but also to electronic design automation (EDA) tools developed for static CMOS system design. Seller Inventory # LIB9789400723443

More information about this seller | Contact this seller

Buy New
US$ 131.34
Convert currency

Add to Basket

Shipping: FREE
From United Kingdom to U.S.A.
Destination, rates & speeds

3.

Philip Teichmann
Published by Springer, Netherlands (2011)
ISBN 10: 940072344X ISBN 13: 9789400723443
New Hardcover Quantity Available: 10
Seller:
Book Depository hard to find
(London, United Kingdom)
Rating
[?]

Book Description Springer, Netherlands, 2011. Hardback. Condition: New. 2012. Language: English . This book usually ship within 10-15 business days and we will endeavor to dispatch orders quicker than this where possible. Brand New Book. Adiabatic logic is a potential successor for static CMOS circuit design when it comes to ultra-low-power energy consumption. Future development like the evolutionary shrinking of the minimum feature size as well as revolutionary novel transistor concepts will change the gate level savings gained by adiabatic logic. In addition, the impact of worsening degradation effects has to be considered in the design of adiabatic circuits. The impact of the technology trends on the figures of merit of adiabatic logic, energy saving potential and optimum operating frequency, are investigated, as well as degradation related issues. Adiabatic logic benefits from future devices, is not susceptible to Hot Carrier Injection, and shows less impact of Bias Temperature Instability than static CMOS circuits. Major interest also lies on the efficient generation of the applied power-clock signal. This oscillating power supply can be used to save energy in short idle times by disconnecting circuits. An efficient way to generate the power-clock is by means of the synchronous 2N2P LC oscillator, which is also robust with respect to pattern-induced capacitive variations. An easy to implement but powerful power-clock gating supplement is proposed by gating the synchronization signals. Diverse implementations to shut down the system are presented and rated for their applicability and other aspects like energy reduction capability and data retention. Advantageous usage of adiabatic logic requires compact and efficient arithmetic structures. A broad variety of adder structures and a Coordinate Rotation Digital Computer are compared and rated according to energy consumption and area usage, and the resulting energy saving potential against static CMOS proves the ultra-low-power capability of adiabatic logic. In the end, a new circuit topology has to compete with static CMOS also in productivity. On a 130nm test chip, a large scale test vehicle containing an FIR filter was implemented in adiabatic logic, utilizing a standard, library-based design flow, fabricated, measured and compared to simulations of a static CMOS counterpart, with measured saving factors compliant to the values gained by simulation. This leads to the conclusion that adiabatic logic is ready for productive design due to compatibility not only to CMOS technology, but also to electronic design automation (EDA) tools developed for static CMOS system design. Seller Inventory # LIE9789400723443

More information about this seller | Contact this seller

Buy New
US$ 143.95
Convert currency

Add to Basket

Shipping: FREE
From United Kingdom to U.S.A.
Destination, rates & speeds

4.

Teichmann, Philip
Published by Springer (2016)
ISBN 10: 940072344X ISBN 13: 9789400723443
New Paperback Quantity Available: 1
Print on Demand
Seller:
Ria Christie Collections
(Uxbridge, United Kingdom)
Rating
[?]

Book Description Springer, 2016. Paperback. Condition: New. PRINT ON DEMAND Book; New; Publication Year 2016; Not Signed; Fast Shipping from the UK. No. book. Seller Inventory # ria9789400723443_lsuk

More information about this seller | Contact this seller

Buy New
US$ 139.80
Convert currency

Add to Basket

Shipping: US$ 5.05
From United Kingdom to U.S.A.
Destination, rates & speeds

5.

Philip Teichmann
Published by Springer (2011)
ISBN 10: 940072344X ISBN 13: 9789400723443
New Quantity Available: > 20
Print on Demand
Seller:
Pbshop
(Wood Dale, IL, U.S.A.)
Rating
[?]

Book Description Springer, 2011. HRD. Condition: New. New Book. Shipped from US within 10 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Seller Inventory # IQ-9789400723443

More information about this seller | Contact this seller

Buy New
US$ 143.93
Convert currency

Add to Basket

Shipping: US$ 3.99
Within U.S.A.
Destination, rates & speeds

6.

Philip Teichmann (author)
Published by Springer Netherlands 2011-10-29, Dordrecht |London (2011)
ISBN 10: 940072344X ISBN 13: 9789400723443
New Hardcover Quantity Available: > 20
Seller:
Blackwell's
(Oxford, OX, United Kingdom)
Rating
[?]

Book Description Springer Netherlands 2011-10-29, Dordrecht |London, 2011. hardback. Condition: New. Seller Inventory # 9789400723443

More information about this seller | Contact this seller

Buy New
US$ 154.68
Convert currency

Add to Basket

Shipping: US$ 9.79
From United Kingdom to U.S.A.
Destination, rates & speeds

7.

Teichmann, Philip
Published by Springer (2011)
ISBN 10: 940072344X ISBN 13: 9789400723443
New Hardcover Quantity Available: 10
Seller:
Ergodebooks
(RICHMOND, TX, U.S.A.)
Rating
[?]

Book Description Springer, 2011. Hardcover. Condition: New. Seller Inventory # INGM9789400723443

More information about this seller | Contact this seller

Buy New
US$ 163.29
Convert currency

Add to Basket

Shipping: US$ 3.99
Within U.S.A.
Destination, rates & speeds

8.

Philip Teichmann
Published by Springer (2011)
ISBN 10: 940072344X ISBN 13: 9789400723443
New Hardcover Quantity Available: 1
Seller:
Rating
[?]

Book Description Springer, 2011. Condition: New. Seller Inventory # L9789400723443

More information about this seller | Contact this seller

Buy New
US$ 168.11
Convert currency

Add to Basket

Shipping: US$ 3.51
From Germany to U.S.A.
Destination, rates & speeds

9.

PHILIP TEICHMANN
Published by Springer (2011)
ISBN 10: 940072344X ISBN 13: 9789400723443
New Hardcover Quantity Available: 1
Seller:
Herb Tandree Philosophy Books
(Stroud, GLOS, United Kingdom)
Rating
[?]

Book Description Springer, 2011. Hardback. Condition: NEW. 9789400723443 This listing is a new book, a title currently in-print which we order directly and immediately from the publisher. For all enquiries, please contact Herb Tandree Philosophy Books directly - customer service is our primary goal. Seller Inventory # HTANDREE0390788

More information about this seller | Contact this seller

Buy New
US$ 162.76
Convert currency

Add to Basket

Shipping: US$ 10.42
From United Kingdom to U.S.A.
Destination, rates & speeds

10.

Philip Teichmann
Published by Springer Netherlands Okt 2011 (2011)
ISBN 10: 940072344X ISBN 13: 9789400723443
New Quantity Available: 1
Seller:
Rating
[?]

Book Description Springer Netherlands Okt 2011, 2011. Buch. Condition: Neu. Neuware - Adiabatic Logic is a potential successor for static CMOS circuit design when it comes to ultra-low-power energy consumption. Future development like the evolutionary shrinking of the minimum feature size as well as revolutionary novel transistor concepts will change the gate level savings gained by Adiabatic Logic. In addition, the impact of worsening degradation effects has to be considered in the design of adiabatic circuits. The impact of the technology trends on the figures of merit of Adiabatic Logic, energy saving potential and optimum operating frequency, are investigated, as well as degradation related issues. Adiabatic logic benefits from future devices, is not susceptible to Hot Carrier Injection, and shows less impact of Bias Temperature Instability than static CMOS circuits. Major interest also lies on the efficient generation of the applied power-clock signal. This oscillating power supply can be used to save energy in short idle times by disconnecting circuits. An efficient way to generate the power-clock is by means of the synchronous 2N2P LC oscillator, which is also robust with respect to pattern-induced capacitive variations. An easy to implement but powerful Power-Clock Gating supplement is proposed by gating the synchronization signals. Diverse implementations to shut down the system are presented and rated for their applicability and other aspects like energy reduction capability and data retention. Advantageous usage of Adiabatic Logic requires compact and efficient arithmetic structures. A broad variety of adder structures and a Coordinate Rotation Digital Computer are compared and rated according to energy consumption and area usage, and the resulting energy saving potential against static CMOS proves the ultra-low-power capability of Adiabatic Logic. In the end, a new circuit topology has to compete with static CMOS also in productivity. On a 130nm test chip, a large scale test vehicle containing an FIR filter was implemented in Adiabatic Logic, utilizing a standard, library-based design flow, fabricated, measured and compared to simulations of a static CMOS counterpart, with measured saving factors compliant to the values gained by simulation. This leads to the conclusion that Adiabatic Logic is ready for productive design due to compatibility not only to CMOS technology, but also to electronic design automation (EDA) tools developed for static CMOS system design. 184 pp. Englisch. Seller Inventory # 9789400723443

More information about this seller | Contact this seller

Buy New
US$ 168.11
Convert currency

Add to Basket

Shipping: US$ 14.08
From Germany to U.S.A.
Destination, rates & speeds

There are more copies of this book

View all search results for this book