Stock Image

Direct Transistor Level Layout For Digital Blocks (Hb)

0 ratings by Goodreads
ISBN 10: 1402076657 / ISBN 13: 9781402076657
New Condition: New Hardcover
From LIMEROCK BOOKS INC. (SARASOTA, FL, U.S.A.)

AbeBooks Seller Since April 16, 2012

Quantity Available: 1

Buy New
List Price: US$ 159.99
Price: US$ 42.00 Convert Currency
Shipping: US$ 3.99 Within U.S.A. Destination, Rates & Speeds
Add to basket

30 Day Return Policy

About this Item

This Book is in Good Condition; Customer Satisfaction Comes First.Delivery Time 4-12 days. 100% Money back Guaranteed!!!. Bookseller Inventory # 1402076657

Ask Seller a Question

Bibliographic Details

Title: Direct Transistor Level Layout For Digital ...

Binding: Hardcover

Book Condition:New

About this title

Synopsis:

Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library.
Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability.
The essential flaw in prior efforts is an over-reliance on geometric assumptions from large-scale cell-based layout algorithms. Individual transistors may seem simple, but they do not pack as gates do. Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout.
Direct Transistor-Level Layout For Digital Blocks is a comprehensive reference work on device-level layout optimization, which will be valuable to CAD tool and circuit designers.

"About this title" may belong to another edition of this title.

Store Description

Visit Seller's Storefront

Terms of Sale:

We guarantee the condition of every book as it's described on the Abebooks web sites. If you're dissatisfied with your purchase (Incorrect Book/Not as Described/Damaged) or if the order hasn't arrived, you're eligible for a refund within 30 days of the estimated delivery date. If you've changed your mind about a book that you've ordered, please use the Ask bookseller a question link to contact us and we'll respond within 2 business days.


Shipping Terms:

Shipping costs are based on books weighing 2.2 LB, or 1 KG. If your book order is heavy or oversized, we may contact you to let you know extra shipping is required.Some books may be shipped from India.

List this Seller's Books

Payment Methods
accepted by seller

Visa Mastercard American Express