Stock Image

Hardware Acceleration of EDA Algorithms: Custom ICs, FPGAs and GPUs

Sunil P Khatri

0 ratings by Goodreads
ISBN 10: 1441909435 / ISBN 13: 9781441909435
Published by Springer, 2010
Used Condition: Good Hardcover
From Books Express (Portsmouth, NH, U.S.A.)

AbeBooks Seller Since August 14, 2015 Seller Rating 5-star rating

Quantity Available: 1

Buy Used
Price: US$ 183.78 Convert Currency
Shipping: Free Within U.S.A. Destination, rates & speeds
Add to basket

30 Day Return Policy

About this Item

Ships with Tracking Number! INTERNATIONAL WORLDWIDE Shipping available. May not contain Access Codes or Supplements. May be ex-library. Shipping & Handling by region. Buy with confidence, excellent customer service!. Bookseller Inventory # 1441909435

Ask Seller a Question

Bibliographic Details

Title: Hardware Acceleration of EDA Algorithms: ...

Publisher: Springer

Publication Date: 2010

Binding: Hardcover

Book Condition: Good

Edition: 2010.

About this title


Single-threaded software applications have ceased to see signi?cant gains in p- formance on a general-purpose CPU, even with further scaling in very large scale integration (VLSI) technology. This is a signi?cant problem for electronic design automation (EDA) applications, since the design complexity of VLSI integrated circuits (ICs) is continuously growing. In this research monograph, we evaluate custom ICs, ?eld-programmable gate arrays (FPGAs), and graphics processors as platforms for accelerating EDA algorithms, instead of the general-purpose sing- threaded CPU. We study applications which are used in key time-consuming steps of the VLSI design ?ow. Further, these applications also have different degrees of inherent parallelism in them. We study both control-dominated EDA applications and control plus data parallel EDA applications. We accelerate these applications on these different hardware platforms. We also present an automated approach for accelerating certain uniprocessor applications on a graphics processor. This monograph compares custom ICs, FPGAs, and graphics processing units (GPUs) as potential platforms to accelerate EDA algorithms. It also provides details of the programming model used for interfacing with the GPUs.

From the Back Cover:

Hardware Acceleration of EDA Algorithms: Custom ICs, FPGAs and GPUs

Kanupriya Gulati

Sunil P. Khatri

This book deals with the acceleration of EDA algorithms using hardware platforms such as Custom ICs, FPGAs and GPUs. Widely applied CAD algorithms are studied for potential acceleration on these platforms. Coverage includes discussion of conditions under which it is preferable to use one platform over another, e.g., when an EDA problem has a high degree of data parallelism, the GPU is typically the preferred platform, whereas when the problem has more control, an FPGA may be preferred. Results are presented for the acceleration of several CAD algorithms (fault simulation, fault table generation, model card evaluation in SPICE, Monte Carlo based statistical static timing analysis, Boolean Satisfiability), demonstrating speedups up to 800X compared to single-core implementatinos of these algorithms.

This book serves as a valuable guide on how best to leverage parallelism to accelerate CAD algorithms. It also presents a methodology to automatically extract SIMD parallelism from regular uniprocessor code which satisfies a set of constraints. With this approach, such uniprocessor code can automatically be converted to GPU code, allowing for significant acceleration. This approach is particularly useful since different GPUs have vastly different specifications, making the manual generation of GPU code an unscalable proposition.

In particular, this book:

  • Provides guidelines on whether to use Custom ICs, GPUs or FPGAs when accelerating a given EDA algorithm, validating these suggestions with a concrete example (Boolean Satisfiability) implemented on all these platforms;
  • Demonstrates the acceleration of several popular EDA algorithms on GPUs, with speedups up to 800X;
  • Helps the reader by presenting example algorithms which may be used by the reader to determine how best to accelerate their specific EDA algorithm;
  • Discusses an automatic approach to generate GPU code, given regular uniprocessor code which satisfies a set of constraints;
  • Serves as a valuable reference for anyone interested in exploring alternative hardware platforms for accelerating various EDA applications by harnessing the parallelism available in these platforms.

"About this title" may belong to another edition of this title.

Store Description

Visit Seller's Storefront

Terms of Sale:

Buy with confidence. Excellent customer service. 30 day return policy.

Books Express LLC
318 US Route 1, STE 2
Kittery ME 03904

Shipping Terms:

Standard and expedited shipping options include shipping and handling costs. Default shipping is by USPS Media Mail and frequently USPS Priority Mail or UPS Ground is used. Books should arrive within 10-14 business days for expedited shipping, and 20-30 business days for standard shipping. Standard shipping can on occasion take up to 30 days for delivery.

List this Seller's Books

Payment Methods
accepted by seller

Visa Mastercard American Express

Check Money Order PayPal Invoice Bank Draft Bank/Wire Transfer Direct Debit (Personally Authorized Payment)