Stock Image

Wafer-Level Integrated Systems: Implementation Issues (The Springer International Series in Engineering and Computer Science)

Stuart K. Tewksbury

0 ratings by Goodreads
ISBN 10: 0792390067 / ISBN 13: 9780792390060
Published by Springer, 1989
New Condition: New Hardcover
From Books Express (Portsmouth, NH, U.S.A.)

AbeBooks Seller Since August 14, 2015

Quantity Available: 1

Buy New
List Price: US$ 249.99
Price: US$ 494.10 Convert Currency
Shipping: Free Within U.S.A. Destination, rates & speeds
Add to basket

30 Day Return Policy

About this Item

Ships with Tracking Number! INTERNATIONAL WORLDWIDE Shipping available. Buy with confidence, excellent customer service!. Bookseller Inventory # 0792390067n

Ask Seller a Question

Bibliographic Details

Title: Wafer-Level Integrated Systems: ...

Publisher: Springer

Publication Date: 1989

Binding: Hardcover

Book Condition:New

Edition: 1989.

About this title

Synopsis:

From the perspective of complex systems, conventional Ie's can be regarded as "discrete" devices interconnected according to system design objectives imposed at the circuit board level and higher levels in the system implementation hierarchy. However, silicon monolithic circuits have progressed to such complex functions that a transition from a philosophy of integrated circuits (Ie's) to one of integrated sys­ tems is necessary. Wafer-scale integration has played an important role over the past few years in highlighting the system level issues which will most significantly impact the implementation of complex monolithic systems and system components. Rather than being a revolutionary approach, wafer-scale integration will evolve naturally from VLSI as defect avoidance, fault tolerance and testing are introduced into VLSI circuits. Successful introduction of defect avoidance, for example, relaxes limits imposed by yield and cost on Ie dimensions, allowing the monolithic circuit's area to be chosen according to the natural partitioning of a system into individual functions rather than imposing area limits due to defect densities. The term "wafer­ level" is perhaps more appropriate than "wafer-scale". A "wafer-level" monolithic system component may have dimensions ranging from conventional yield-limited Ie dimensions to full wafer dimensions. In this sense, "wafer-scale" merely represents the obvious upper practical limit imposed by wafer sizes on the area of monolithic circuits. The transition to monolithic, wafer-level integrated systems will require a mapping of the full range of system design issues onto the design of monolithic circuit.

"About this title" may belong to another edition of this title.

Store Description

Visit Seller's Storefront

Terms of Sale:

Buy with confidence. Excellent customer service. 30 day return policy with a full refund if you are not completely satisfied with the book or its condition. Books Express LLC.


Shipping Terms:

Ships usually within one business day. Standard and expedited shipping options include shipping and handling costs. Default shipping is by USPS Media Mail and frequently USPS Priority Mail or UPS Ground is used. Books should arrive within 10-14 business days for expedited shipping, and 20-30 business days for standard shipping. Standard shipping can on occasion take up to 30 days for delivery.

List this Seller's Books

Payment Methods
accepted by seller

Visa Mastercard American Express

Check Money Order PayPal Invoice Bank Draft Bank/Wire Transfer Direct Debit (Personally Authorized Payment)