Results (1 - 11) of 11

Show results for

Product Type

  • All Product Types
  • Books (11)
  • Magazines & Periodicals
  • Comics
  • Sheet Music
  • Art, Prints & Posters
  • Photographs
  • Maps
  • Manuscripts &
    Paper Collectibles

Refine by

Condition

Binding

Collectible Attributes

Free Shipping

Seller Location

Seller Rating

Mahdad Davari (author)

Published by LAP Lambert Academic Publishing 2012-01-23 (2012)

ISBN 10: 3847341359 ISBN 13: 9783847341352

Softcover
New

Quantity Available: > 20

From: Blackwell's (Oxford, OX, United Kingdom)

Seller Rating: 5-star rating

Add to Basket
Price: US$ 57.98
Convert Currency
Shipping: US$ 7.95
From United Kingdom to U.S.A.

Destination, Rates & Speeds

About this Item: LAP Lambert Academic Publishing 2012-01-23, 2012. paperback. Condition: New. Seller Inventory # 9783847341352

More information about this seller | Contact this seller 1.

Davari, Mahdad

ISBN 10: 3847341359 ISBN 13: 9783847341352

New

Quantity Available: 1

Add to Basket
Price: US$ 64.68
Convert Currency
Shipping: US$ 3.48
From Germany to U.S.A.

Destination, Rates & Speeds

About this Item: Condition: New. Publisher/Verlag: LAP Lambert Academic Publishing | Cache and Exception Handling Implementation | IP-based design is inevitable, taking into account the complexities of today's electronic designs. One such IP core that plays an important role in IP-based designs is microprocessor core. Soft processor cores are delivered in RTL code and provide high flexibility for users. This work aims at improving an existing soft microprocessor core optimized for Xilinx Virtex®-4 FPGA, which runs at a very high clock frequency at around 350 MHz, whereas most processor cores released by FPGA vendors run at about 200 MHz. Improvement includes design and implementation of instruction and data caches. Mechanisms to allow non-cacheable memory access are also implemented. Interrupt support and exception handling is added as well, preparing the microprocessor core to host MMU-less operating systems such as uCLinux, and full Linux provided that MMU is also added to the processor core. Thorough verification of the added modules is heavily emphasized in this work. Maintaining core clock frequency at its maximum has been the main concern through all the design and implementation steps. | Format: Paperback | Language/Sprache: english | 136 pp. Seller Inventory # K9783847341352

More information about this seller | Contact this seller 2.

Mahdad Davari

Published by LAP Lambert Academic Publishing (2012)

ISBN 10: 3847341359 ISBN 13: 9783847341352

New

Quantity Available: > 20

From: Pbshop (Wood Dale, IL, U.S.A.)

Seller Rating: 5-star rating

Add to Basket
Price: US$ 72.00
Convert Currency
Shipping: US$ 3.99
Within U.S.A.

Destination, Rates & Speeds

About this Item: LAP Lambert Academic Publishing, 2012. PAP. Condition: New. New Book. Shipped from US within 10 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Seller Inventory # IQ-9783847341352

More information about this seller | Contact this seller 3.

Mahdad Davari

Published by LAP Lambert Academic Publishing (2012)

ISBN 10: 3847341359 ISBN 13: 9783847341352

New

Quantity Available: > 20

From: Books2Anywhere (Fairford, GLOS, United Kingdom)

Seller Rating: 5-star rating

Add to Basket
Price: US$ 64.30
Convert Currency
Shipping: US$ 11.93
From United Kingdom to U.S.A.

Destination, Rates & Speeds

About this Item: LAP Lambert Academic Publishing, 2012. PAP. Condition: New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Seller Inventory # LQ-9783847341352

More information about this seller | Contact this seller 4.

Mahdad Davari

Published by LAP Lambert Academic Publishing Jan 2012 (2012)

ISBN 10: 3847341359 ISBN 13: 9783847341352

Softcover
New

Quantity Available: 1

From: BuchWeltWeit Inh. Ludwig Meier e.K. (Bergisch Gladbach, Germany)

Seller Rating: 5-star rating

Add to Basket
Price: US$ 70.68
Convert Currency
Shipping: US$ 20.06
From Germany to U.S.A.

Destination, Rates & Speeds

About this Item: LAP Lambert Academic Publishing Jan 2012, 2012. Taschenbuch. Condition: Neu. Neuware - IP-based design is inevitable, taking into account the complexities of today's electronic designs. One such IP core that plays an important role in IP-based designs is microprocessor core. Soft processor cores are delivered in RTL code and provide high flexibility for users. This work aims at improving an existing soft microprocessor core optimized for Xilinx Virtex®-4 FPGA, which runs at a very high clock frequency at around 350 MHz, whereas most processor cores released by FPGA vendors run at about 200 MHz. Improvement includes design and implementation of instruction and data caches. Mechanisms to allow non-cacheable memory access are also implemented. Interrupt support and exception handling is added as well, preparing the microprocessor core to host MMU-less operating systems such as uCLinux, and full Linux provided that MMU is also added to the processor core. Thorough verification of the added modules is heavily emphasized in this work. Maintaining core clock frequency at its maximum has been the main concern through all the design and implementation steps. 136 pp. Englisch. Seller Inventory # 9783847341352

More information about this seller | Contact this seller 5.

Mahdad Davari

Published by LAP Lambert Academic Publishing Jan 2012 (2012)

ISBN 10: 3847341359 ISBN 13: 9783847341352

Softcover
New

Quantity Available: 1

From: Rheinberg-Buch (Bergisch Gladbach, Germany)

Seller Rating: 5-star rating

Add to Basket
Price: US$ 70.68
Convert Currency
Shipping: US$ 20.06
From Germany to U.S.A.

Destination, Rates & Speeds

About this Item: LAP Lambert Academic Publishing Jan 2012, 2012. Taschenbuch. Condition: Neu. Neuware - IP-based design is inevitable, taking into account the complexities of today's electronic designs. One such IP core that plays an important role in IP-based designs is microprocessor core. Soft processor cores are delivered in RTL code and provide high flexibility for users. This work aims at improving an existing soft microprocessor core optimized for Xilinx Virtex®-4 FPGA, which runs at a very high clock frequency at around 350 MHz, whereas most processor cores released by FPGA vendors run at about 200 MHz. Improvement includes design and implementation of instruction and data caches. Mechanisms to allow non-cacheable memory access are also implemented. Interrupt support and exception handling is added as well, preparing the microprocessor core to host MMU-less operating systems such as uCLinux, and full Linux provided that MMU is also added to the processor core. Thorough verification of the added modules is heavily emphasized in this work. Maintaining core clock frequency at its maximum has been the main concern through all the design and implementation steps. 136 pp. Englisch. Seller Inventory # 9783847341352

More information about this seller | Contact this seller 6.

Mahdad Davari

Published by LAP LAMBERT Academic Publishing (2012)

ISBN 10: 3847341359 ISBN 13: 9783847341352

Used
Softcover

Quantity Available: 1

From: Ergodebooks (RICHMOND, TX, U.S.A.)

Seller Rating: 4-star rating

Add to Basket
Price: US$ 95.76
Convert Currency
Shipping: US$ 3.99
Within U.S.A.

Destination, Rates & Speeds

About this Item: LAP LAMBERT Academic Publishing, 2012. Paperback. Condition: Used: Good. Seller Inventory # SONG3847341359

More information about this seller | Contact this seller 7.

Mahdad Davari

Published by LAP Lambert Academic Publishing Jan 2012 (2012)

ISBN 10: 3847341359 ISBN 13: 9783847341352

Softcover
New

Quantity Available: 1

From: AHA-BUCH GmbH (Einbeck, Germany)

Seller Rating: 5-star rating

Add to Basket
Price: US$ 70.68
Convert Currency
Shipping: US$ 34.31
From Germany to U.S.A.

Destination, Rates & Speeds

About this Item: LAP Lambert Academic Publishing Jan 2012, 2012. Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Neuware - IP-based design is inevitable, taking into account the complexities of today's electronic designs. One such IP core that plays an important role in IP-based designs is microprocessor core. Soft processor cores are delivered in RTL code and provide high flexibility for users. This work aims at improving an existing soft microprocessor core optimized for Xilinx Virtex®-4 FPGA, which runs at a very high clock frequency at around 350 MHz, whereas most processor cores released by FPGA vendors run at about 200 MHz. Improvement includes design and implementation of instruction and data caches. Mechanisms to allow non-cacheable memory access are also implemented. Interrupt support and exception handling is added as well, preparing the microprocessor core to host MMU-less operating systems such as uCLinux, and full Linux provided that MMU is also added to the processor core. Thorough verification of the added modules is heavily emphasized in this work. Maintaining core clock frequency at its maximum has been the main concern through all the design and implementation steps. 136 pp. Englisch. Seller Inventory # 9783847341352

More information about this seller | Contact this seller 8.

Mahdad Davari

Published by LAP Lambert Academic Publishing

ISBN 10: 3847341359 ISBN 13: 9783847341352

Softcover
New

Quantity Available: > 20

From: BuySomeBooks (Las Vegas, NV, U.S.A.)

Seller Rating: 5-star rating

Add to Basket
Price: US$ 107.96
Convert Currency
Shipping: FREE
Within U.S.A.

Destination, Rates & Speeds

About this Item: LAP Lambert Academic Publishing. Paperback. Condition: New. 136 pages. Dimensions: 8.7in. x 5.9in. x 0.3in.IP-based design is inevitable, taking into account the complexities of todays electronic designs. One such IP core that plays an important role in IP-based designs is microprocessor core. Soft processor cores are delivered in RTL code and provide high flexibility for users. This work aims at improving an existing soft microprocessor core optimized for Xilinx Virtex-4 FPGA, which runs at a very high clock frequency at around 350 MHz, whereas most processor cores released by FPGA vendors run at about 200 MHz. Improvement includes design and implementation of instruction and data caches. Mechanisms to allow non-cacheable memory access are also implemented. Interrupt support and exception handling is added as well, preparing the microprocessor core to host MMU-less operating systems such as uCLinux, and full Linux provided that MMU is also added to the processor core. Thorough verification of the added modules is heavily emphasized in this work. Maintaining core clock frequency at its maximum has been the main concern through all the design and implementation steps. This item ships from multiple locations. Your book may arrive from Roseburg,OR, La Vergne,TN. Paperback. Seller Inventory # 9783847341352

More information about this seller | Contact this seller 9.

Mahdad Davari

Published by LAP Lambert Academic Publishing, Germany (2012)

ISBN 10: 3847341359 ISBN 13: 9783847341352

Softcover
New

Quantity Available: 1

From: The Book Depository EURO (London, United Kingdom)

Seller Rating: 4-star rating

Add to Basket
Price: US$ 106.02
Convert Currency
Shipping: US$ 3.98
From United Kingdom to U.S.A.

Destination, Rates & Speeds

About this Item: LAP Lambert Academic Publishing, Germany, 2012. Paperback. Condition: New. Aufl.. Language: English . Brand New Book. IP-based design is inevitable, taking into account the complexities of today s electronic designs. One such IP core that plays an important role in IP-based designs is microprocessor core. Soft processor cores are delivered in RTL code and provide high flexibility for users. This work aims at improving an existing soft microprocessor core optimized for Xilinx Virtex -4 FPGA, which runs at a very high clock frequency at around 350 MHz, whereas most processor cores released by FPGA vendors run at about 200 MHz. Improvement includes design and implementation of instruction and data caches. Mechanisms to allow non-cacheable memory access are also implemented. Interrupt support and exception handling is added as well, preparing the microprocessor core to host MMU-less operating systems such as uCLinux, and full Linux provided that MMU is also added to the processor core. Thorough verification of the added modules is heavily emphasized in this work. Maintaining core clock frequency at its maximum has been the main concern through all the design and implementation steps. Seller Inventory # KNV9783847341352

More information about this seller | Contact this seller 10.

Mahdad Davari

Published by LAP LAMBERT Academic Publishing (2012)

ISBN 10: 3847341359 ISBN 13: 9783847341352

Used
Softcover

Quantity Available: 1

From: Books Express (Portsmouth, NH, U.S.A.)

Seller Rating: 5-star rating

Add to Basket
Price: US$ 246.32
Convert Currency
Shipping: FREE
Within U.S.A.

Destination, Rates & Speeds

About this Item: LAP LAMBERT Academic Publishing, 2012. Paperback. Condition: Good. Ships with Tracking Number! INTERNATIONAL WORLDWIDE Shipping available. May not contain Access Codes or Supplements. May be ex-library. Shipping & Handling by region. Buy with confidence, excellent customer service!. Seller Inventory # 3847341359

More information about this seller | Contact this seller 11.

Results (1 - 11) of 11