Order Total (1 Item Items):
Shipping Destination:
Improving Performance Reducing Power by Ihrig Colin (8 results)
Feedback
Skip to main search results
Search filters
Product Type
- All Product Types
- Books (8)
- Magazines & Periodicals (No further results match this refinement)
- Comics (No further results match this refinement)
- Sheet Music (No further results match this refinement)
- Art, Prints & Posters (No further results match this refinement)
- Photographs (No further results match this refinement)
- Maps (No further results match this refinement)
- Manuscripts & Paper Collectibles (No further results match this refinement)
Condition
Binding
- All Bindings
- Hardcover (No further results match this refinement)
- Softcover (8)
Collectible Attributes
- First Edition (No further results match this refinement)
- Signed (No further results match this refinement)
- Dust Jacket (No further results match this refinement)
- Seller-Supplied Images (2)
- Not Print on Demand (4)
Language (1)
Price
- Any Price
- Under US$ 25 (No further results match this refinement)
- US$ 25 to US$ 50 (No further results match this refinement)
- Over US$ 50
Free Shipping
Seller Location
Seller Rating
-
Improving Performance and Reducing Power with Hardware Acceleration: Static Timing Analysis Based Transformations of Combinational Logic in a High Level ASIC Synthesis Flow
Published by VDM Verlag Dr. Müller, 2008
ISBN 10: 3639106903 ISBN 13: 9783639106909
Language: English
Condition: New.
-
Improving Performance and Reducing Power with Hardware Acceleration: Static Timing Analysis Based Transformations of Combinational Logic in a High Level ASIC Synthesis Flow
Published by VDM Verlag Dr. Müller, 2008
ISBN 10: 3639106903 ISBN 13: 9783639106909
Language: English
Seller: Ria Christie Collections, Uxbridge, United Kingdom
Seller rating 5 out of 5 stars
US$ 55.37
Convert currencyUS$ 16.21 shipping from United Kingdom to U.S.A.Quantity: Over 20 available
Add to basketCondition: New. In.
-
Improving Performance and Reducing Power with Hardware Acceleration: Static Timing Analysis Based Transformations of Combinational Logic in a High Level ASIC Synthesis Flow
Published by VDM Verlag Dr. M�ller 2008-12-30, 2008
ISBN 10: 3639106903 ISBN 13: 9783639106909
Language: English
US$ 52.17
Convert currencyUS$ 20.96 shipping from United Kingdom to U.S.A.Quantity: 10 available
Add to basketPaperback. Condition: New.
-
Improving Performance and Reducing Power with Hardware Acceleration: Static Timing Analysis Based Transformations of Combinational Logic in a High Level ASIC Synthesis Flow
Published by VDM Verlag Dr. Müller, 2008
ISBN 10: 3639106903 ISBN 13: 9783639106909
Language: English
US$ 124.01
Convert currencyUS$ 33.82 shipping from United Kingdom to U.S.A.Quantity: 1 available
Add to basketPaperback. Condition: Like New. Like New. book.
-
Improving Performance and Reducing Power with Hardware Acceleration Static Timing Analysis Based Transformations of Combinational Logic in a High Level ASIC Synthesis Flow
Published by VDM Verlag Dr. Müller, 2008
ISBN 10: 3639106903 ISBN 13: 9783639106909
Language: English
PAP. Condition: New. New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000.
-
Improving Performance and Reducing Power with Hardware Acceleration Static Timing Analysis Based Transformations of Combinational Logic in a High Level ASIC Synthesis Flow
Published by VDM Verlag Dr. Müller, 2008
ISBN 10: 3639106903 ISBN 13: 9783639106909
Language: English
Seller: PBShop.store UK, Fairford, GLOS, United Kingdom
Seller rating 4 out of 5 stars
US$ 58.25
Convert currencyUS$ 4.45 shipping from United Kingdom to U.S.A.Quantity: Over 20 available
Add to basketPAP. Condition: New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000.
-
Improving Performance and Reducing Power with Hardware Acceleration : Static Timing Analysis Based Transformations of Combinational Logic in a High Level ASIC Synthesis Flow
Published by VDM Verlag Dr. Müller, 2008
ISBN 10: 3639106903 ISBN 13: 9783639106909
Language: English
US$ 58.07
Convert currencyUS$ 32.63 shipping from Germany to U.S.A.Quantity: 2 available
Add to basketTaschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Modern electronic design automation tools can be used to apply a variety of transformations to hardware blocks in an effort to achieve performance and power savings. A number of such transformations require tools with intimate knowledge of the design's timing characteristics. Static timing analysis estimates the worst-case timing behavior of hardware data flow graphs. The static timing analyzer described in this book operates on data flow graphs which are generated as intermediate representations within a C to VHDL hardware acceleration compiler. Two additional tools were then developed which utilize the results of the static timing analysis. An automated pipelining tool was developed to increase the throughput of large blocks of combinational logic generated by the compiler. Another tool was designed to mitigate power consumption resulting from combinational glitching. By inserting special signal buffers with preselected propagation delays, known as delay elements, functional units can be kept inactive until their inputs stabilize. This book explores these tools as well as the various design tradeoffs resulting from their use.
-
Improving Performance and Reducing Power with Hardware Acceleration
Published by VDM Verlag Dr. Müller, 2008
ISBN 10: 3639106903 ISBN 13: 9783639106909
Language: English
US$ 53.68
Convert currencyUS$ 55.70 shipping from Germany to U.S.A.Quantity: Over 20 available
Add to basketKartoniert / Broschiert. Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Modern electronic design automation tools can be used to apply a variety of transformations to hardware blocks in an effort to achieve performance and power savings. A number of such transformations require tools with intimate knowle.
