Items related to Test Vector Reordering Method for Low Power Testing:...
Test Vector Reordering Method for Low Power Testing: Test Vector Reordering Method for Minimizing Power Dissipation in VLSI Circuits using Functional Metrics - Softcover
The book investigates test vector reordering algorithm for minimizing the power dissipation during testing of VLSI circuits. Testing plays a key role in design flow and is the major challenging task for design and test engineers. Power dissipation is critical problem during testing phase. The test vectors generated from Automatic Test Pattern Generator used for testing are statistically independent which leads to more power dissipation. The testing power can be reduced by reordering the sequence of test vectors. The reordering algorithm is developed using the graph theory with heuristic concept to find more sub-optimal solutions. Five functional metrics such as Cosine, Hamming, Mahalanobis, Minkowski and Seuclidean are considered for reordering the test vectors. Don’t care replacement method is also proposed for reordered test set to reduce further the transitions in the CUT. Both the methods are implemented and simulated in ISCAS85 benchmark circuits to evaluate the transitions and average power. The results show that transitions and average power are reduced considerably for functions other than hamming distance when compared with unordered test set and existing methods.
"synopsis" may belong to another edition of this title.
About the Author:
Dr.K.Paramasivam got UG & PG engineering degree in 1995 & 97 from Bharathiar University. He got PhD(Low power VLSI Testing) at Anna University Chennai in 2009. Presently he is with Bannari Amman Institute of Technology, TN, India. He has 16 & 10 years of teaching and research experience. His publications are 17 journals & 41 Conf. proceedings.
"About this title" may belong to another edition of this title.
- PublisherLAP LAMBERT Academic Publishing
- Publication date2012
- ISBN 10 3659180769
- ISBN 13 9783659180767
- BindingPaperback
- Number of pages76
Buy New
Learn more about this copy
US$ 50.69
Shipping:
US$ 3.99
Within U.S.A.
Top Search Results from the AbeBooks Marketplace
Stock Image
Test Vector Reordering Method for Low Power Testing: Test Vector Reordering Method for Minimizing Power Dissipation in VLSI Circuits using Functional Metrics
Published by
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3659180769
ISBN 13: 9783659180767
New
Softcover
Quantity: > 20
Seller:
Rating
Book Description Condition: New. Seller Inventory # ABLIING23Mar3113020268841
Buy New
US$ 50.69
Convert currency
Stock Image
Test Vector Reordering Method for Low Power Testing
Published by
LAP Lambert Academic Publishing
(2012)
ISBN 10: 3659180769
ISBN 13: 9783659180767
New
Softcover
Quantity: > 20
Seller:
Rating
Book Description Condition: New. PRINT ON DEMAND Book; New; Fast Shipping from the UK. No. book. Seller Inventory # ria9783659180767_lsuk
Buy New
US$ 56.48
Convert currency
Stock Image
Test Vector Reordering Method for Low Power Testing
Published by
LAP Lambert Academic Publishing 2012-07
(2012)
ISBN 10: 3659180769
ISBN 13: 9783659180767
New
PF
Quantity: 10
Seller:
Rating
Book Description PF. Condition: New. Seller Inventory # 6666-IUK-9783659180767
Buy New
US$ 52.16
Convert currency
Stock Image
Test Vector Reordering Method for Low Power Testing Test Vector Reordering Method for Minimizing Power Dissipation in VLSI Circuits using Functional Metrics
Published by
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3659180769
ISBN 13: 9783659180767
New
PAP
Quantity: > 20
Seller:
Rating
Book Description PAP. Condition: New. New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Seller Inventory # L0-9783659180767
Buy New
US$ 73.28
Convert currency
Seller Image
Test Vector Reordering Method for Low Power Testing
Published by
LAP LAMBERT Academic Publishing Jul 2012
(2012)
ISBN 10: 3659180769
ISBN 13: 9783659180767
New
Taschenbuch
Quantity: 2
Seller:
Rating
Book Description Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The book investigates test vector reordering algorithm for minimizing the power dissipation during testing of VLSI circuits. Testing plays a key role in design flow and is the major challenging task for design and test engineers. Power dissipation is critical problem during testing phase. The test vectors generated from Automatic Test Pattern Generator used for testing are statistically independent which leads to more power dissipation. The testing power can be reduced by reordering the sequence of test vectors. The reordering algorithm is developed using the graph theory with heuristic concept to find more sub-optimal solutions. Five functional metrics such as Cosine, Hamming, Mahalanobis, Minkowski and Seuclidean are considered for reordering the test vectors. Don't care replacement method is also proposed for reordered test set to reduce further the transitions in the CUT. Both the methods are implemented and simulated in ISCAS85 benchmark circuits to evaluate the transitions and average power. The results show that transitions and average power are reduced considerably for functions other than hamming distance when compared with unordered test set and existing methods. 76 pp. Englisch. Seller Inventory # 9783659180767
Buy New
US$ 54.02
Convert currency
Seller Image
Test Vector Reordering Method for Low Power Testing : Test Vector Reordering Method for Minimizing Power Dissipation in VLSI Circuits using Functional Metrics
Published by
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3659180769
ISBN 13: 9783659180767
New
Taschenbuch
Quantity: 1
Seller:
Rating
Book Description Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The book investigates test vector reordering algorithm for minimizing the power dissipation during testing of VLSI circuits. Testing plays a key role in design flow and is the major challenging task for design and test engineers. Power dissipation is critical problem during testing phase. The test vectors generated from Automatic Test Pattern Generator used for testing are statistically independent which leads to more power dissipation. The testing power can be reduced by reordering the sequence of test vectors. The reordering algorithm is developed using the graph theory with heuristic concept to find more sub-optimal solutions. Five functional metrics such as Cosine, Hamming, Mahalanobis, Minkowski and Seuclidean are considered for reordering the test vectors. Don't care replacement method is also proposed for reordered test set to reduce further the transitions in the CUT. Both the methods are implemented and simulated in ISCAS85 benchmark circuits to evaluate the transitions and average power. The results show that transitions and average power are reduced considerably for functions other than hamming distance when compared with unordered test set and existing methods. Seller Inventory # 9783659180767
Buy New
US$ 54.02
Convert currency
Stock Image
Test Vector Reordering Method for Low Power Testing Test Vector Reordering Method for Minimizing Power Dissipation in VLSI Circuits using Functional Metrics
Published by
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3659180769
ISBN 13: 9783659180767
New
PAP
Quantity: > 20
Seller:
Rating
Book Description PAP. Condition: New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Seller Inventory # L0-9783659180767
Buy New
US$ 58.22
Convert currency