"synopsis" may belong to another edition of this title.
See the details of how VHDL gets translated into logic gates in this book. Also, see how hardware elements are described in synthesizable VHDL. Over 100 illustrations and 3500 lines of VHDL code!
This book is a must primer for anyone who is beginning to learn synthesis using VHDL. A chapter on verification explains the many causes of simulation mismatches between pre and post synthesis models and on how to avoid these. Modeling guidelines are also provided to help improve synthesis results.
"About this title" may belong to another edition of this title.
Shipping:
US$ 4.95
Within U.S.A.
Book Description Condition: New. New. In shrink wrap. Looks like an interesting title! 1.11. Seller Inventory # Q-0965039102