Design of Reconfigurable Decoder for SRAM: Schematic and layout design of 5:32 bit reconfigurable decoder - Softcover
Decoder design consists of choosing the optimal performance circuit style, providing flexibility in configuration of different sizes, sizing of transistors, adding buffers and consideration of fan outs. In this work, high speed reconfigurable decoders of different styles are analyzed for different loads of memory blocks. The power dissipation, delay, frequency & Vdd of various logic styles are analyzed. Evaluation of delay is done by changing Vdd, Speed is improved and power dissipation is minimized by a sizing technique. The memory system plays crucial role in determining optimum performance, power, speed and cost of the simple to complex machines. To improve the access time in memory system, there is requirement of configurable logic block which can be used to select rows and columns of partitioned memory blocks. In a memory for accessing and locating any random data, address decoders are used. The decoder block is contributing in access time and power consumption of memories. In this work, a reconfigurable decoder is proposed to select fewer word lines and to avoid large word line / bit line capacitance.
"synopsis" may belong to another edition of this title.
About the Author:
Dr Arti Noor is woking as Associate Professor at CDAC, NOIDA. She is an alumnus of Banaras Hindi University, Varanasi. Her current interest includes VLSI circuit design and characterization. Mr. Sampath Kumar V is working with JSSATE, Noida and pursuing Ph.D with UPTU, Lucknow. Mr. Abhinav Vishnoi is working with LPU, Jalandhar, Punjab.
"About this title" may belong to another edition of this title.
- PublisherLAP LAMBERT Academic Publishing
- Publication date2012
- ISBN 10 3659114162
- ISBN 13 9783659114168
- BindingPaperback
- Number of pages96
Buy New
Learn more about this copy
US$ 50.69
Shipping:
US$ 3.99
Within U.S.A.
Top Search Results from the AbeBooks Marketplace
Stock Image
Design of Reconfigurable Decoder for SRAM: Schematic and layout design of 5:32 bit reconfigurable decoder
Published by
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3659114162
ISBN 13: 9783659114168
New
Softcover
Quantity: > 20
Seller:
Rating
Book Description Condition: New. Seller Inventory # ABLIING23Mar3113020263174
Buy New
US$ 50.69
Convert currency
Stock Image
Design of Reconfigurable Decoder for SRAM
Published by
LAP Lambert Academic Publishing
(2012)
ISBN 10: 3659114162
ISBN 13: 9783659114168
New
Softcover
Quantity: > 20
Seller:
Rating
Book Description Condition: New. PRINT ON DEMAND Book; New; Fast Shipping from the UK. No. book. Seller Inventory # ria9783659114168_lsuk
Buy New
US$ 56.46
Convert currency
Stock Image
Design of Reconfigurable Decoder for SRAM
Published by
LAP Lambert Academic Publishing 2012-05
(2012)
ISBN 10: 3659114162
ISBN 13: 9783659114168
New
PF
Quantity: 10
Seller:
Rating
Book Description PF. Condition: New. Seller Inventory # 6666-IUK-9783659114168
Buy New
US$ 53.13
Convert currency
Stock Image
Design of Reconfigurable Decoder for SRAM Schematic and layout design of 532 bit reconfigurable decoder
Published by
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3659114162
ISBN 13: 9783659114168
New
PAP
Quantity: > 20
Seller:
Rating
Book Description PAP. Condition: New. New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Seller Inventory # L0-9783659114168
Buy New
US$ 73.16
Convert currency
Seller Image
Design of Reconfigurable Decoder for SRAM
Published by
LAP LAMBERT Academic Publishing Mai 2012
(2012)
ISBN 10: 3659114162
ISBN 13: 9783659114168
New
Taschenbuch
Quantity: 2
Seller:
Rating
Book Description Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Decoder design consists of choosing the optimal performance circuit style, providing flexibility in configuration of different sizes, sizing of transistors, adding buffers and consideration of fan outs. In this work, high speed reconfigurable decoders of different styles are analyzed for different loads of memory blocks. The power dissipation, delay, frequency & Vdd of various logic styles are analyzed. Evaluation of delay is done by changing Vdd, Speed is improved and power dissipation is minimized by a sizing technique. The memory system plays crucial role in determining optimum performance, power, speed and cost of the simple to complex machines. To improve the access time in memory system, there is requirement of configurable logic block which can be used to select rows and columns of partitioned memory blocks. In a memory for accessing and locating any random data, address decoders are used. The decoder block is contributing in access time and power consumption of memories. In this work, a reconfigurable decoder is proposed to select fewer word lines and to avoid large word line / bit line capacitance. 96 pp. Englisch. Seller Inventory # 9783659114168
Buy New
US$ 54.93
Convert currency
Seller Image
Design of Reconfigurable Decoder for SRAM : Schematic and layout design of 5:32 bit reconfigurable decoder
Published by
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3659114162
ISBN 13: 9783659114168
New
Taschenbuch
Quantity: 1
Seller:
Rating
Book Description Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Decoder design consists of choosing the optimal performance circuit style, providing flexibility in configuration of different sizes, sizing of transistors, adding buffers and consideration of fan outs. In this work, high speed reconfigurable decoders of different styles are analyzed for different loads of memory blocks. The power dissipation, delay, frequency & Vdd of various logic styles are analyzed. Evaluation of delay is done by changing Vdd, Speed is improved and power dissipation is minimized by a sizing technique. The memory system plays crucial role in determining optimum performance, power, speed and cost of the simple to complex machines. To improve the access time in memory system, there is requirement of configurable logic block which can be used to select rows and columns of partitioned memory blocks. In a memory for accessing and locating any random data, address decoders are used. The decoder block is contributing in access time and power consumption of memories. In this work, a reconfigurable decoder is proposed to select fewer word lines and to avoid large word line / bit line capacitance. Seller Inventory # 9783659114168
Buy New
US$ 54.93
Convert currency
Stock Image
Design of Reconfigurable Decoder for SRAM Schematic and layout design of 532 bit reconfigurable decoder
Published by
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3659114162
ISBN 13: 9783659114168
New
PAP
Quantity: > 20
Seller:
Rating
Book Description PAP. Condition: New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Seller Inventory # L0-9783659114168
Buy New
US$ 59.39
Convert currency
Seller Image
Design of Reconfigurable Decoder for SRAM
Published by
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3659114162
ISBN 13: 9783659114168
New
Softcover
Quantity: > 20
Seller:
Rating
Book Description Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Noor ArtiDr Arti Noor is woking as Associate Professor at CDAC, NOIDA. She is an alumnus of Banaras Hindi University, Varanasi. Her current interest includes VLSI circuit design and characterization. Mr. Sampath Kumar V is working wi. Seller Inventory # 5132313
Buy New
US$ 46.01
Convert currency
Stock Image
Design of Reconfigurable Decoder for SRAM: Schematic and layout design of 5:32 bit reconfigurable decoder
Published by
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3659114162
ISBN 13: 9783659114168
New
Softcover
Quantity: 5
Seller:
Rating
Book Description Seller Inventory # STOCK12446853
Buy New
US$ 86.00
Convert currency