Modeling of Electrical Overstress in Integrated Circuits (The Springer International Series in Engineering and Computer Science, 289) - Hardcover
Electrical overstress (EOS) and Electrostatic discharge (ESD) pose one of the most dominant threats to integrated circuits (ICs). These reliability concerns are becoming more serious with the downward scaling of device feature sizes. Modeling of Electrical Overstress in Integrated Circuits presents a comprehensive analysis of EOS/ESD-related failures in I/O protection devices in integrated circuits.
The design of I/O protection circuits has been done in a hit-or-miss way due to the lack of systematic analysis tools and concrete design guidelines. In general, the development of on-chip protection structures is a lengthy expensive iterative process that involves tester design, fabrication, testing and redesign. When the technology is changed, the same process has to be repeated almost entirely. This can be attributed to the lack of efficient CAD tools capable of simulating the device behavior up to the onset of failure which is a 3-D electrothermal problem. For these reasons, it is important to develop and use an adequate measure of the EOS robustness of integrated circuits in order to address the on-chip EOS protection issue. Fundamental understanding of the physical phenomena leading to device failures under ESD/EOS events is needed for the development of device models and CAD tools that can efficiently describe the device behavior up to the onset of thermal failure.
Modeling of Electrical Overstress in Integrated Circuits is for VLSI designers and reliability engineers, particularly those who are working on the development of EOS/ESD analysis tools. CAD engineers working on development of circuit level and device level electrothermal simulators will also benefit from the material covered. This book will also be of interest to researchers and first and second year graduate students working in semiconductor devices and IC reliability fields.
The design of I/O protection circuits has been done in a hit-or-miss way due to the lack of systematic analysis tools and concrete design guidelines. In general, the development of on-chip protection structures is a lengthy expensive iterative process that involves tester design, fabrication, testing and redesign. When the technology is changed, the same process has to be repeated almost entirely. This can be attributed to the lack of efficient CAD tools capable of simulating the device behavior up to the onset of failure which is a 3-D electrothermal problem. For these reasons, it is important to develop and use an adequate measure of the EOS robustness of integrated circuits in order to address the on-chip EOS protection issue. Fundamental understanding of the physical phenomena leading to device failures under ESD/EOS events is needed for the development of device models and CAD tools that can efficiently describe the device behavior up to the onset of thermal failure.
Modeling of Electrical Overstress in Integrated Circuits is for VLSI designers and reliability engineers, particularly those who are working on the development of EOS/ESD analysis tools. CAD engineers working on development of circuit level and device level electrothermal simulators will also benefit from the material covered. This book will also be of interest to researchers and first and second year graduate students working in semiconductor devices and IC reliability fields.
"synopsis" may belong to another edition of this title.
- PublisherSpringer
- Publication date1994
- ISBN 10 0792395050
- ISBN 13 9780792395058
- BindingHardcover
- Number of pages173
Buy New
Learn more about this copy
US$ 161.95
Shipping:
FREE
Within U.S.A.
Top Search Results from the AbeBooks Marketplace
Seller Image
Modeling of Electrical Overstress in Integrated Circuits (The Springer International Series in Engineering and Computer Science) by Diaz, Carlos H., Sung-Mo (Steve) Kang, Duvvury, Charvaka [Hardcover ]
Seller:
Rating
Book Description Hardcover. Condition: new. Seller Inventory # 9780792395058
Buy New
US$ 161.95
Convert currency
Stock Image
Modeling of Electrical Overstress in Integrated Circuits (The Springer International Series in Engineering and Computer Science, 289)
Published by
Springer
(1994)
ISBN 10: 0792395050
ISBN 13: 9780792395058
New
Hardcover
Quantity: > 20
Seller:
Rating
Book Description Condition: New. Seller Inventory # ABLIING23Feb2416190185963
Buy New
US$ 178.25
Convert currency
Stock Image
Modeling of Electrical Overstress in Integrated Circuits
Published by
Springer
(1994)
ISBN 10: 0792395050
ISBN 13: 9780792395058
New
Hardcover
Quantity: > 20
Seller:
Rating
Book Description Condition: New. PRINT ON DEMAND Book; New; Fast Shipping from the UK. No. book. Seller Inventory # ria9780792395058_lsuk
Buy New
US$ 176.80
Convert currency
Stock Image
MODELING OF ELECTRICAL OVERSTRES
Seller:
Rating
Book Description Condition: New. New. In shrink wrap. Looks like an interesting title! 0.93. Seller Inventory # Q-0792395050
Buy New
US$ 185.85
Convert currency
Seller Image
Modeling of Electrical Overstress in Integrated Circuits
Published by
Springer US
(1994)
ISBN 10: 0792395050
ISBN 13: 9780792395058
New
Hardcover
Quantity: > 20
Seller:
Rating
Book Description Gebunden. Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Electrical overstress (EOS) and Electrostatic discharge (ESD) pose one of the most dominant threats to integrated circuits (ICs). These reliability concerns are becoming more serious with the downward scaling of device feature sizes. Modeling of Ele. Seller Inventory # 5971543
Buy New
US$ 150.44
Convert currency
Seller Image
Modeling of Electrical Overstress in Integrated Circuits
Published by
Springer US
(1994)
ISBN 10: 0792395050
ISBN 13: 9780792395058
New
Hardcover
Quantity: 1
Seller:
Rating
Book Description Buch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - Electrical overstress (EOS) and Electrostatic discharge (ESD) pose one of the most dominant threats to integrated circuits (ICs). These reliability concerns are becoming more serious with the downward scaling of device feature sizes. Modeling of Electrical Overstress in Integrated Circuits presents a comprehensive analysis of EOS/ESD-related failures in I/O protection devices in integrated circuits. The design of I/O protection circuits has been done in a hit-or-miss way due to the lack of systematic analysis tools and concrete design guidelines. In general, the development of on-chip protection structures is a lengthy expensive iterative process that involves tester design, fabrication, testing and redesign. When the technology is changed, the same process has to be repeated almost entirely. This can be attributed to the lack of efficient CAD tools capable of simulating the device behavior up to the onset of failure which is a 3-D electrothermal problem. For these reasons, it is important to develop and use an adequate measure of the EOS robustness of integrated circuits in order to address the on-chip EOS protection issue. Fundamental understanding of the physical phenomena leading to device failures under ESD/EOS events is needed for the development of device models and CAD tools that can efficiently describe the device behavior up to the onset of thermal failure. Modeling of Electrical Overstress in Integrated Circuits is for VLSI designers and reliability engineers, particularly those who are working on the development of EOS/ESD analysis tools. CAD engineers working on development of circuit level and device level electrothermal simulators will also benefit from the material covered. This book will also be of interest to researchers and first and second year graduate students working in semiconductor devices and IC reliability fields. Seller Inventory # 9780792395058
Buy New
US$ 184.10
Convert currency
Seller Image
Modeling of Electrical Overstress in Integrated Circuits
Published by
Springer US Nov 1994
(1994)
ISBN 10: 0792395050
ISBN 13: 9780792395058
New
Hardcover
Quantity: 2
Seller:
Rating
Book Description Buch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Electrical overstress (EOS) and Electrostatic discharge (ESD) pose one of the most dominant threats to integrated circuits (ICs). These reliability concerns are becoming more serious with the downward scaling of device feature sizes. Modeling of Electrical Overstress in Integrated Circuits presents a comprehensive analysis of EOS/ESD-related failures in I/O protection devices in integrated circuits. The design of I/O protection circuits has been done in a hit-or-miss way due to the lack of systematic analysis tools and concrete design guidelines. In general, the development of on-chip protection structures is a lengthy expensive iterative process that involves tester design, fabrication, testing and redesign. When the technology is changed, the same process has to be repeated almost entirely. This can be attributed to the lack of efficient CAD tools capable of simulating the device behavior up to the onset of failure which is a 3-D electrothermal problem. For these reasons, it is important to develop and use an adequate measure of the EOS robustness of integrated circuits in order to address the on-chip EOS protection issue. Fundamental understanding of the physical phenomena leading to device failures under ESD/EOS events is needed for the development of device models and CAD tools that can efficiently describe the device behavior up to the onset of thermal failure. Modeling of Electrical Overstress in Integrated Circuits is for VLSI designers and reliability engineers, particularly those who are working on the development of EOS/ESD analysis tools. CAD engineers working on development of circuit level and device level electrothermal simulators will also benefit from the material covered. This book will also be of interest to researchers and first and second year graduate students working in semiconductor devices and IC reliability fields. 178 pp. Englisch. Seller Inventory # 9780792395058
Buy New
US$ 224.57
Convert currency