This specific ISBN edition is currently not available.View all copies of this ISBN edition:
Covers recent theoretical and algorithmic advances in synthesizing area-efficient, high-performance, testable VLSI circuits. Explores two-level and multilevel combinational logic synthesis and synthesis of testability. A complete description of state-of-the-art combinational logic optimization methods and their application to the reduction of circuit area is included. Timing analysis methods that compute the true critical delay of a circuit and optimization methods that target minimal circuit delay are also covered. Annotation copyright Book News, Inc. Portland, Or.
"synopsis" may belong to another edition of this title.
Book Description McGraw-Hill Professional, 1994. Hardcover. Condition: New. Never used!. Seller Inventory # P110070165009
Book Description McGraw-Hill Professional, 1994. Condition: New. book. Seller Inventory # M0070165009
Book Description McGraw-Hill Professional, 1994. Hardcover. Condition: New. 1. Seller Inventory # DADAX0070165009