Items related to Power Integrity for Nanoscale Integrated Systems

Power Integrity for Nanoscale Integrated Systems - Hardcover

HASHIMOTO

 
9780071787765: Power Integrity for Nanoscale Integrated Systems

Synopsis

A practical handbook for designing nanoscale chips with power supply noise. 

Power Integrity for Nanoscale Integrated Systems provides comprehensive understanding of the nature and impact of power integrity on nanoscale integrated circuit design. This practical, professional guide discusses the impact of power integrity (PI) degradation on various analog, digital, and mixed-signal circuits in nanoscale fabrication and integration. The book additionally explores interrelationships between PI and SI (signal integrity), as well as PI and TI (thermal integrity), discussing advanced modeling and analysis methods as well as interconnect technology.

  • Explores the impact of power integrity (PI) degradation on circuits and systems of critical importance to nanoscale and 3D chips
  • Includes detailed discussions of robust integrated circuit design with PI, including clocking and IO
  • Provides hands-on training in advanced PI analysis for circuits, facilitating optimal, noise-free nanoscale integrated circuit design
  • Details both frequency and time domain analyses of PI degradation, discussing Rogue wave phenomena and potential mitigation methods
  • Discusses advanced PI mitigation methods and interconnect technology

"synopsis" may belong to another edition of this title.

About the Author

Masanori Hashimoto is an Associate Professor in the department of Information Systems and Engineering, Graduate School of Information Science Technology, Osaka University. He has been working on modeling and measurement of on-chip power supply noise and signal coupling noise. Professor Hashimoto's research interests include timing, power, and signal integrity analysis, ultra-low power design, design for reliability, performance optimization in physical design, and on-chip high-speed signaling. He has co-authored several journal articles.
Raj Nair has more than 25 years of experience in the industry as well as academia, and has published numerous peer-reviewed and invited papers and presentations in conferences and journals of engineering. His work has consistently involved power, power delivery, and signal/power integrity throughout his career in electronics and semiconductors. In the last decade, he founded two startups engaged in developing silicon and packaging intellectual property, and electronics design automation software addressing the looming power integrity wall. Raj is a co-author of a prior book on power integrity analysis and management for integrated circuits, holds more than 40 granted patents, and is an expert consultant to the industry in semiconductors, power integrity, and ultra-large-scale / 3D integration.
 

"About this title" may belong to another edition of this title.