The advent of ultra-large-scale-integration (ULSI) technology, which has brought the possibility of tiny logic integrated circuits packed with millions of transistors, has highlighted the importance of complementary metal oxide semiconductor (CMOS) and bipolar complementary metal oxide semiconductor (BiCMOS) technologies. After looking at the history of semiconductors, Yeo (Nanyang Technological U., Singapore), Rofail (Tritech Consulting, Canada), and Goh (Nanyang Technological U., Singapore) move on to look at the different BiCMOS process technologies and discuss design considerations for achieving high performance devices. Further discussion includes considerations of future generations of circuits designed for ultra-low-voltage usage and explains how the uses of latches and flip-flops can be integrated into designs for further performance and efficiency. Annotation c. Book News, Inc., Portland, OR (booknews.com)
"synopsis" may belong to another edition of this title.
CMOS/BICMOS ULSI presents state-of-the-art BiCMOS low-voltage, low-power design techniques for ULSI and giga-scale integration engineering, covering process integration, device modeling, and characterization. Discover the latest MOS and bipolar models; breakthroughs in copper metallization, isolation, and deep submicron processes; and new approaches to designing logic gates, latches, and flip-flops.
KIAT-SENG YEO joined the School of Electrical and Electronic Engineering (EEE), Nanyang Technological University (NTU), Singapore in 1993. He is now the Sub-Dean of EEE, Principal Investigator of NTU's Integrated Circuit Technology Research Group, Program Manager of the System-on-Chip Flagship Project, Coordinator of the Integrated Circuit Design Research Group, Technical Chairman of the 8th and 9th International Symposium on Integrated Circuits, Devices and Systems, and a Technical Consultant. He holds six patents and published more than 100 articles in BiCMOS/CMOS integrated circuit design and technology.
SAMIR S. ROFAIL has been a teacher, researcher, and consultant in semiconductor and IC design for 20 years. From 1992 to 1999, he coordinated NTU's IC-Design group, leading intensive research on low-voltage, low-power BiCMOS/CMOS circuits. He is now a technical consultant in Waterloo, Canada.
WANG-LING GOH joined NTU in 1996. Her research interests are in the areas of silicon processing technologies, particularly the SOI structures, CMP and Copper. She holds one patent and has published over 30 articles in the above named areas.
"About this title" may belong to another edition of this title.
(No Available Copies)
Search Books: Create a WantCan't find the book you're looking for? We'll keep searching for you. If one of our booksellers adds it to AbeBooks, we'll let you know!
Create a Want