Here is a practical and useful guide to VHDL synthesis. The purpose of this book is to explain the transformations that occur during the synthesis process from a VHDL model to a netlist. Constructs that are supported for synthesis are clearly explained with many examples with their synthesized netlists.
"synopsis" may belong to another edition of this title.
Learn to Model for Synthesis using VHDL!
See the details of how VHDL gets translated into logic gates in this book. Also, see how hardware elements are described in synthesizable VHDL. Over 100 illustrations and 3500 lines of VHDL code!
This book is a must primer for anyone who is beginning to learn synthesis using VHDL. A chapter on verification explains the many causes of simulation mismatches between pre and post synthesis models and on how to avoid these. Modeling guidelines are also provided to help improve synthesis results.About the Author:
J. Bhasker, a Distinguished Member of Technical Staff at AT&T Bell Laboratories, has published three other very popular books on VHDL, including a study guide. He has been involved with synthesis for more than ten years and he is one of the main architects of the ArchSyn synthesis system. He has published over twenty papers in journals and conferences and has coached a number of AT&T colleagues through classes on VHDL and synthesis.
"About this title" may belong to another edition of this title.
Book Description Star Galaxy Pub., 1996. Hardcover. Book Condition: New. book. Bookseller Inventory # M0965039102
Book Description Star Galaxy Pub, 1996. Hardcover. Book Condition: New. Bookseller Inventory # DADAX0965039102