* Demonstrates by example how to write requirement specs, implementation plan, verification plan, documentation.
* Demonstrates design and verification issues and reusable parser package
* Saves $$ thru proper planning of a design
EE Times January 8, 20001 Article on "Book Models ASIC Design Process"
"synopsis" may belong to another edition of this title.
Author of following textbooks:
* Real Chip Design and Verification Using Verilog and VHDL, 2002 isbn 0-9705394-2-8
* Component Design by Example ", 2001 isbn 0-9705394-0-1
* VHDL Coding Styles and Methodologies, 2nd Edition, 1999 isbn 0-7923-8474-1
* VHDL Answers to Frequently Asked Questions, 2nd Edition, isbn 0-7923-8115
"About this title" may belong to another edition of this title.
Seller: HPB-Red, Dallas, TX, U.S.A.
hardcover. Condition: Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority! Seller Inventory # S_413175498
Seller: Goodwill of Silicon Valley, SAN JOSE, CA, U.S.A.
Condition: good. Supports Goodwill of Silicon Valley job training programs. The cover and pages are in Good condition! Any other included accessories are also in Good condition showing use. Use can include some highlighting and writing, page and cover creases as well as other types visible wear. Seller Inventory # GWSVV.0970539401.G
Seller: thebookforest.com, San Rafael, CA, U.S.A.
Condition: Good. Text block firm and clean, binding tight, boards straight, no highlights or underlining. Bumping to corners. Well packaged and promptly shipped from California. US veteran operated. Seller Inventory # BAY_05_SH_011063