Synopsis
Approximate computation provide alternate solution to reduce energy consumption of high performance present day DSP application devices. Conventional multiplication and addition techniques consume a lot of energy. In this brief design of approximate arithmetic units for signal processing application is explored. First an approximate adder is proposed by changing the logic of basic full adder cell. The proposed adder cell has fewer transistor count compared to recent similar approach. Next, an approximate multiplier with low error is designed using lead one detection and selecting n/2 bits for an n bit input. The proposed n/2 bit approximate multiplier performs well in terms of error and power performance compared to recent similar approach. In continuation the approximate units are implemented in a Multiply-Accumulate(MAC) unit. The proposed approximate MAC unit provides significant improvement in power, area, and delay at the cost of little degrade in accuracy. Finally, the proposed MAC unit is implemented in filtering application to verify the functionality.
"synopsis" may belong to another edition of this title.
About the Author
K.N.Vijeyakumar has completed his ME in Applied Electronics at GCT, Coimbatore. He has completed his research in CMOS Processor Design for Signal and Image Processing Applications. He has published research papers in more than 27 Journals and 50 Conferences in the areas of Processor Design, Design of Image and Signal Processing Applications.
"About this title" may belong to another edition of this title.
Search results for CMOS Area Efficient Approximate Arithmetic Architectures
Seller Image
CMOS Area Efficient Approximate Arithmetic Architectures
Published by
LAP LAMBERT Academic Publishing Jun 2017, 2017
ISBN 10: 3330331798
ISBN 13: 9783330331792
New
Taschenbuch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Approximate computation provide alternate solution to reduce energy consumption of high performance present day DSP application devices. Conventional multiplication and addition techniques consume a lot of energy. In this brief design of approximate arithmetic units for signal processing application is explored. First an approximate adder is proposed by changing the logic of basic full adder cell. The proposed adder cell has fewer transistor count compared to recent similar approach. Next, an approximate multiplier with low error is designed using lead one detection and selecting n/2 bits for an n bit input. The proposed n/2 bit approximate multiplier performs well in terms of error and power performance compared to recent similar approach. In continuation the approximate units are implemented in a Multiply-Accumulate(MAC) unit. The proposed approximate MAC unit provides significant improvement in power, area, and delay at the cost of little degrade in accuracy. Finally, the proposed MAC unit is implemented in filtering application to verify the functionality. 60 pp. Englisch. Seller Inventory # 9783330331792
Seller Image
CMOS Area Efficient Approximate Arithmetic Architectures
Published by
LAP LAMBERT Academic Publishing, 2017
ISBN 10: 3330331798
ISBN 13: 9783330331792
New
Softcover
Seller: moluna, Greven, Germany
Seller rating 4 out of 5 stars
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Krishnasamy Natarajan VijeyakumarK.N.Vijeyakumar has completed his ME in Applied Electronics at GCT, Coimbatore. He has completed his research in CMOS Processor Design for Signal and Image Processing Applications. He has published re. Seller Inventory # 154889620
Buy New
US$ 37.15
Shipping:
US$ 56.51
From Germany to U.S.A.
Quantity: Over 20 available
Seller Image
CMOS Area Efficient Approximate Arithmetic Architectures
Published by
LAP LAMBERT Academic Publishing Jun 2017, 2017
ISBN 10: 3330331798
ISBN 13: 9783330331792
New
Taschenbuch
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. Neuware -Approximate computation provide alternate solution to reduce energy consumption of high performance present day DSP application devices. Conventional multiplication and addition techniques consume a lot of energy. In this brief design of approximate arithmetic units for signal processing application is explored. First an approximate adder is proposed by changing the logic of basic full adder cell. The proposed adder cell has fewer transistor count compared to recent similar approach. Next, an approximate multiplier with low error is designed using lead one detection and selecting n/2 bits for an n bit input. The proposed n/2 bit approximate multiplier performs well in terms of error and power performance compared to recent similar approach. In continuation the approximate units are implemented in a Multiply-Accumulate(MAC) unit. The proposed approximate MAC unit provides significant improvement in power, area, and delay at the cost of little degrade in accuracy. Finally, the proposed MAC unit is implemented in filtering application to verify the functionality.Books on Demand GmbH, Überseering 33, 22297 Hamburg 60 pp. Englisch. Seller Inventory # 9783330331792
Seller Image
CMOS Area Efficient Approximate Arithmetic Architectures
Published by
LAP LAMBERT Academic Publishing, 2017
ISBN 10: 3330331798
ISBN 13: 9783330331792
New
Taschenbuch
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Approximate computation provide alternate solution to reduce energy consumption of high performance present day DSP application devices. Conventional multiplication and addition techniques consume a lot of energy. In this brief design of approximate arithmetic units for signal processing application is explored. First an approximate adder is proposed by changing the logic of basic full adder cell. The proposed adder cell has fewer transistor count compared to recent similar approach. Next, an approximate multiplier with low error is designed using lead one detection and selecting n/2 bits for an n bit input. The proposed n/2 bit approximate multiplier performs well in terms of error and power performance compared to recent similar approach. In continuation the approximate units are implemented in a Multiply-Accumulate(MAC) unit. The proposed approximate MAC unit provides significant improvement in power, area, and delay at the cost of little degrade in accuracy. Finally, the proposed MAC unit is implemented in filtering application to verify the functionality. Seller Inventory # 9783330331792
Seller Image
CMOS Area Efficient Approximate Arithmetic Architectures
Published by
LAP LAMBERT Academic Publishing, 2017
ISBN 10: 3330331798
ISBN 13: 9783330331792
New
Taschenbuch
Seller: preigu, Osnabrück, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. CMOS Area Efficient Approximate Arithmetic Architectures | Vijeyakumar Krishnasamy Natarajan (u. a.) | Taschenbuch | 60 S. | Englisch | 2017 | LAP LAMBERT Academic Publishing | EAN 9783330331792 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu. Seller Inventory # 109438216
Stock Image
CMOS Area Efficient Approximate Arithmetic Architectures
Published by
LAP LAMBERT Academic Publishing, 2017
ISBN 10: 3330331798
ISBN 13: 9783330331792
New
paperback
Seller: Mispah books, Redhill, SURRE, United Kingdom
Seller rating 4 out of 5 stars
paperback. Condition: New. NEW. SHIPS FROM MULTIPLE LOCATIONS. book. Seller Inventory # ERICA82933303317986
Buy New
US$ 150.94
Shipping:
US$ 32.71
From United Kingdom to U.S.A.
Quantity: 1 available