DUAL SLEEP APPROACH TO VLSI DESIGN: A NOVEL APPROACH TO LOW LEAKAGE AND AREA EFFICIENT VLSI DESIGN

 
9783639260489: DUAL SLEEP APPROACH TO VLSI DESIGN: A NOVEL APPROACH TO LOW LEAKAGE AND AREA EFFICIENT VLSI DESIGN
View all copies of this ISBN edition:
 
 

For the most recent CMOS technology feature sizes (e.g., 90nm and 65nm and less), leakage power dissipation has become a major concern. According to the International Technology Roadmap for Semiconductors (ITRS), leakage power dissipation may come to dominate total power consumption as technology feature sizes shrink. We propose a new method called dual sleep method which reduces leakage current and saves area in a considerable amount. It also saves exact logic state which makes it better than traditional sleep and zigzag techniques. Unlike the stack approach (which saves state), this approach can work well with dual-Vth technologies, reducing leakage by several orders of magnitude over the stack approach in single-Vth technology. In comparison with the most common approaches in VLSI design (sleepy stack and sleepy keeper approaches), the dual sleep method serves better leakage power and dynamic power management than sleepy keeper and better speed than sleepy stack. Moreover, the area required by dual sleep method is much less than those of the sleepy stack and sleepy keeper approaches.

"synopsis" may belong to another edition of this title.

Buy New View Book
List Price: US$ 61.00
US$ 45.98

Convert currency

Shipping: US$ 9.62
From United Kingdom to U.S.A.

Destination, rates & speeds

Add to Basket

Top Search Results from the AbeBooks Marketplace

1.

Mehdi Sadi (author)
Published by VDM Verlag 2010-05-19 (2010)
ISBN 10: 3639260481 ISBN 13: 9783639260489
New paperback Quantity Available: > 20
Seller:
Blackwell's
(Oxford, OX, United Kingdom)
Rating
[?]

Book Description VDM Verlag 2010-05-19, 2010. paperback. Condition: New. Seller Inventory # 9783639260489

More information about this seller | Contact this seller

Buy New
US$ 45.98
Convert currency

Add to Basket

Shipping: US$ 9.62
From United Kingdom to U.S.A.
Destination, rates & speeds

2.

Sadi, Mehdi / Karmakar, Nittaranjan
ISBN 10: 3639260481 ISBN 13: 9783639260489
New Quantity Available: 1
Seller:
Rating
[?]

Book Description Condition: New. Publisher/Verlag: VDM Verlag Dr. Müller | A NOVEL APPROACH TO LOW LEAKAGE AND AREA EFFICIENT VLSI DESIGN | For the most recent CMOS technology feature sizes (e.g., 90nm and 65nm and less), leakage power dissipation has become a major concern. According to the International Technology Roadmap for Semiconductors (ITRS), leakage power dissipation may come to dominate total power consumption as technology feature sizes shrink. We propose a new method called dual sleep method which reduces leakage current and saves area in a considerable amount. It also saves exact logic state which makes it better than traditional sleep and zigzag techniques. Unlike the stack approach (which saves state), this approach can work well with dual-Vth technologies, reducing leakage by several orders of magnitude over the stack approach in single-Vth technology. In comparison with the most common approaches in VLSI design (sleepy stack and sleepy keeper approaches), the dual sleep method serves better leakage power and dynamic power management than sleepy keeper and better speed than sleepy stack. Moreover, the area required by dual sleep method is much less than those of the sleepy stack and sleepy keeper approaches. | Format: Paperback | Language/Sprache: english | 56 pp. Seller Inventory # K9783639260489

More information about this seller | Contact this seller

Buy New
US$ 52.75
Convert currency

Add to Basket

Shipping: US$ 3.19
From Germany to U.S.A.
Destination, rates & speeds

3.

Mehdi Sadi
Published by VDM Verlag (2010)
ISBN 10: 3639260481 ISBN 13: 9783639260489
New Quantity Available: > 20
Print on Demand
Seller:
Paperbackshop-US
(Wood Dale, IL, U.S.A.)
Rating
[?]

Book Description VDM Verlag, 2010. PAP. Condition: New. New Book. Shipped from US within 10 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Seller Inventory # IQ-9783639260489

More information about this seller | Contact this seller

Buy New
US$ 66.87
Convert currency

Add to Basket

Shipping: US$ 3.99
Within U.S.A.
Destination, rates & speeds

4.

Mehdi Sadi
Published by VDM Verlag (2010)
ISBN 10: 3639260481 ISBN 13: 9783639260489
New Quantity Available: > 20
Print on Demand
Seller:
Books2Anywhere
(Fairford, GLOS, United Kingdom)
Rating
[?]

Book Description VDM Verlag, 2010. PAP. Condition: New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Seller Inventory # LQ-9783639260489

More information about this seller | Contact this seller

Buy New
US$ 61.75
Convert currency

Add to Basket

Shipping: US$ 11.55
From United Kingdom to U.S.A.
Destination, rates & speeds

5.

Mehdi Sadi
Published by VDM Verlag Mai 2010 (2010)
ISBN 10: 3639260481 ISBN 13: 9783639260489
New Taschenbuch Quantity Available: 1
Seller:
BuchWeltWeit Inh. Ludwig Meier e.K.
(Bergisch Gladbach, Germany)
Rating
[?]

Book Description VDM Verlag Mai 2010, 2010. Taschenbuch. Condition: Neu. Neuware - For the most recent CMOS technology feature sizes (e.g., 90nm and 65nm and less), leakage power dissipation has become a major concern. According to the International Technology Roadmap for Semiconductors (ITRS), leakage power dissipation may come to dominate total power consumption as technology feature sizes shrink. We propose a new method called dual sleep method which reduces leakage current and saves area in a considerable amount. It also saves exact logic state which makes it better than traditional sleep and zigzag techniques. Unlike the stack approach (which saves state), this approach can work well with dual-Vth technologies, reducing leakage by several orders of magnitude over the stack approach in single-Vth technology. In comparison with the most common approaches in VLSI design (sleepy stack and sleepy keeper approaches), the dual sleep method serves better leakage power and dynamic power management than sleepy keeper and better speed than sleepy stack. Moreover, the area required by dual sleep method is much less than those of the sleepy stack and sleepy keeper approaches. 56 pp. Englisch. Seller Inventory # 9783639260489

More information about this seller | Contact this seller

Buy New
US$ 57.63
Convert currency

Add to Basket

Shipping: US$ 19.56
From Germany to U.S.A.
Destination, rates & speeds

6.

Mehdi Sadi
Published by VDM Verlag Mai 2010 (2010)
ISBN 10: 3639260481 ISBN 13: 9783639260489
New Taschenbuch Quantity Available: 1
Seller:
Rheinberg-Buch
(Bergisch Gladbach, Germany)
Rating
[?]

Book Description VDM Verlag Mai 2010, 2010. Taschenbuch. Condition: Neu. Neuware - For the most recent CMOS technology feature sizes (e.g., 90nm and 65nm and less), leakage power dissipation has become a major concern. According to the International Technology Roadmap for Semiconductors (ITRS), leakage power dissipation may come to dominate total power consumption as technology feature sizes shrink. We propose a new method called dual sleep method which reduces leakage current and saves area in a considerable amount. It also saves exact logic state which makes it better than traditional sleep and zigzag techniques. Unlike the stack approach (which saves state), this approach can work well with dual-Vth technologies, reducing leakage by several orders of magnitude over the stack approach in single-Vth technology. In comparison with the most common approaches in VLSI design (sleepy stack and sleepy keeper approaches), the dual sleep method serves better leakage power and dynamic power management than sleepy keeper and better speed than sleepy stack. Moreover, the area required by dual sleep method is much less than those of the sleepy stack and sleepy keeper approaches. 56 pp. Englisch. Seller Inventory # 9783639260489

More information about this seller | Contact this seller

Buy New
US$ 57.63
Convert currency

Add to Basket

Shipping: US$ 19.56
From Germany to U.S.A.
Destination, rates & speeds

7.

Mehdi Sadi
Published by VDM Verlag
ISBN 10: 3639260481 ISBN 13: 9783639260489
New Paperback Quantity Available: > 20
Seller:
BuySomeBooks
(Las Vegas, NV, U.S.A.)
Rating
[?]

Book Description VDM Verlag. Paperback. Condition: New. 56 pages. Dimensions: 8.7in. x 5.9in. x 0.1in.For the most recent CMOS technology feature sizes (e. g. , 90nm and 65nm and less), leakage power dissipation has become a major concern. According to the International Technology Roadmap for Semiconductors (ITRS), leakage power dissipation may come to dominate total power consumption as technology feature sizes shrink. We propose a new method called dual sleep method which reduces leakage current and saves area in a considerable amount. It also saves exact logic state which makes it better than traditional sleep and zigzag techniques. Unlike the stack approach (which saves state), this approach can work well with dual-Vth technologies, reducing leakage by several orders of magnitude over the stack approach in single-Vth technology. In comparison with the most common approaches in VLSI design (sleepy stack and sleepy keeper approaches), the dual sleep method serves better leakage power and dynamic power management than sleepy keeper and better speed than sleepy stack. Moreover, the area required by dual sleep method is much less than those of the sleepy stack and sleepy keeper approaches. This item ships from multiple locations. Your book may arrive from Roseburg,OR, La Vergne,TN. Paperback. Seller Inventory # 9783639260489

More information about this seller | Contact this seller

Buy New
US$ 83.96
Convert currency

Add to Basket

Shipping: FREE
Within U.S.A.
Destination, rates & speeds

8.

Mehdi Sadi, Nittaranjan Karmakar, Khorshed Alam
Published by VDM Verlag, Germany (2010)
ISBN 10: 3639260481 ISBN 13: 9783639260489
New Paperback Quantity Available: 1
Seller:
The Book Depository EURO
(London, United Kingdom)
Rating
[?]

Book Description VDM Verlag, Germany, 2010. Paperback. Condition: New. Language: English . Brand New Book. For the most recent CMOS technology feature sizes (e.g., 90nm and 65nm and less), leakage power dissipation has become a major concern. According to the International Technology Roadmap for Semiconductors (ITRS), leakage power dissipation may come to dominate total power consumption as technology feature sizes shrink. We propose a new method called dual sleep method which reduces leakage current and saves area in a considerable amount. It also saves exact logic state which makes it better than traditional sleep and zigzag techniques. Unlike the stack approach (which saves state), this approach can work well with dual-Vth technologies, reducing leakage by several orders of magnitude over the stack approach in single-Vth technology. In comparison with the most common approaches in VLSI design (sleepy stack and sleepy keeper approaches), the dual sleep method serves better leakage power and dynamic power management than sleepy keeper and better speed than sleepy stack. Moreover, the area required by dual sleep method is much less than those of the sleepy stack and sleepy keeper approaches. Seller Inventory # KNV9783639260489

More information about this seller | Contact this seller

Buy New
US$ 86.42
Convert currency

Add to Basket

Shipping: US$ 3.85
From United Kingdom to U.S.A.
Destination, rates & speeds

9.

Mehdi Sadi
Published by VDM Verlag Mai 2010 (2010)
ISBN 10: 3639260481 ISBN 13: 9783639260489
New Taschenbuch Quantity Available: 1
Print on Demand
Seller:
AHA-BUCH GmbH
(Einbeck, Germany)
Rating
[?]

Book Description VDM Verlag Mai 2010, 2010. Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Neuware - For the most recent CMOS technology feature sizes (e.g., 90nm and 65nm and less), leakage power dissipation has become a major concern. According to the International Technology Roadmap for Semiconductors (ITRS), leakage power dissipation may come to dominate total power consumption as technology feature sizes shrink. We propose a new method called dual sleep method which reduces leakage current and saves area in a considerable amount. It also saves exact logic state which makes it better than traditional sleep and zigzag techniques. Unlike the stack approach (which saves state), this approach can work well with dual-Vth technologies, reducing leakage by several orders of magnitude over the stack approach in single-Vth technology. In comparison with the most common approaches in VLSI design (sleepy stack and sleepy keeper approaches), the dual sleep method serves better leakage power and dynamic power management than sleepy keeper and better speed than sleepy stack. Moreover, the area required by dual sleep method is much less than those of the sleepy stack and sleepy keeper approaches. 56 pp. Englisch. Seller Inventory # 9783639260489

More information about this seller | Contact this seller

Buy New
US$ 57.63
Convert currency

Add to Basket

Shipping: US$ 33.68
From Germany to U.S.A.
Destination, rates & speeds