Test Vector Reordering Method for Low Power Testing: Test Vector Reordering Method for Minimizing Power Dissipation in VLSI Circuits using Functional Metrics - Softcover
Synopsis
The book investigates test vector reordering algorithm for minimizing the power dissipation during testing of VLSI circuits. Testing plays a key role in design flow and is the major challenging task for design and test engineers. Power dissipation is critical problem during testing phase. The test vectors generated from Automatic Test Pattern Generator used for testing are statistically independent which leads to more power dissipation. The testing power can be reduced by reordering the sequence of test vectors. The reordering algorithm is developed using the graph theory with heuristic concept to find more sub-optimal solutions. Five functional metrics such as Cosine, Hamming, Mahalanobis, Minkowski and Seuclidean are considered for reordering the test vectors. Don’t care replacement method is also proposed for reordered test set to reduce further the transitions in the CUT. Both the methods are implemented and simulated in ISCAS85 benchmark circuits to evaluate the transitions and average power. The results show that transitions and average power are reduced considerably for functions other than hamming distance when compared with unordered test set and existing methods.
"synopsis" may belong to another edition of this title.
About the Author
Dr.K.Paramasivam got UG & PG engineering degree in 1995 & 97 from Bharathiar University. He got PhD(Low power VLSI Testing) at Anna University Chennai in 2009. Presently he is with Bannari Amman Institute of Technology, TN, India. He has 16 & 10 years of teaching and research experience. His publications are 17 journals & 41 Conf. proceedings.
"About this title" may belong to another edition of this title.
Search results for Test Vector Reordering Method for Low Power Testing:...
Seller Image
Test Vector Reordering Method for Low Power Testing
Published by
LAP LAMBERT Academic Publishing Jul 2012, 2012
ISBN 10: 3659180769
ISBN 13: 9783659180767
New
Taschenbuch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The book investigates test vector reordering algorithm for minimizing the power dissipation during testing of VLSI circuits. Testing plays a key role in design flow and is the major challenging task for design and test engineers. Power dissipation is critical problem during testing phase. The test vectors generated from Automatic Test Pattern Generator used for testing are statistically independent which leads to more power dissipation. The testing power can be reduced by reordering the sequence of test vectors. The reordering algorithm is developed using the graph theory with heuristic concept to find more sub-optimal solutions. Five functional metrics such as Cosine, Hamming, Mahalanobis, Minkowski and Seuclidean are considered for reordering the test vectors. Don't care replacement method is also proposed for reordered test set to reduce further the transitions in the CUT. Both the methods are implemented and simulated in ISCAS85 benchmark circuits to evaluate the transitions and average power. The results show that transitions and average power are reduced considerably for functions other than hamming distance when compared with unordered test set and existing methods. 76 pp. Englisch. Seller Inventory # 9783659180767
Buy New
US$ 58.82
US$ 26.81 shipping
Ships from Germany to U.S.A.
Ships from Germany to U.S.A.
Quantity: 2 available
Seller Image
Test Vector Reordering Method for Low Power Testing
Published by
LAP LAMBERT Academic Publishing Jul 2012, 2012
ISBN 10: 3659180769
ISBN 13: 9783659180767
New
Taschenbuch
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -The book investigates test vector reordering algorithm for minimizing the power dissipation during testing of VLSI circuits. Testing plays a key role in design flow and is the major challenging task for design and test engineers. Power dissipation is critical problem during testing phase. The test vectors generated from Automatic Test Pattern Generator used for testing are statistically independent which leads to more power dissipation. The testing power can be reduced by reordering the sequence of test vectors. The reordering algorithm is developed using the graph theory with heuristic concept to find more sub-optimal solutions. Five functional metrics such as Cosine, Hamming, Mahalanobis, Minkowski and Seuclidean are considered for reordering the test vectors. Don't care replacement method is also proposed for reordered test set to reduce further the transitions in the CUT. Both the methods are implemented and simulated in ISCAS85 benchmark circuits to evaluate the transitions and average power. The results show that transitions and average power are reduced considerably for functions other than hamming distance when compared with unordered test set and existing methods.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 76 pp. Englisch. Seller Inventory # 9783659180767
Buy New
US$ 58.82
US$ 69.93 shipping
Ships from Germany to U.S.A.
Ships from Germany to U.S.A.
Quantity: 1 available
Seller Image
Test Vector Reordering Method for Low Power Testing : Test Vector Reordering Method for Minimizing Power Dissipation in VLSI Circuits using Functional Metrics
Published by
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3659180769
ISBN 13: 9783659180767
New
Taschenbuch
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The book investigates test vector reordering algorithm for minimizing the power dissipation during testing of VLSI circuits. Testing plays a key role in design flow and is the major challenging task for design and test engineers. Power dissipation is critical problem during testing phase. The test vectors generated from Automatic Test Pattern Generator used for testing are statistically independent which leads to more power dissipation. The testing power can be reduced by reordering the sequence of test vectors. The reordering algorithm is developed using the graph theory with heuristic concept to find more sub-optimal solutions. Five functional metrics such as Cosine, Hamming, Mahalanobis, Minkowski and Seuclidean are considered for reordering the test vectors. Don't care replacement method is also proposed for reordered test set to reduce further the transitions in the CUT. Both the methods are implemented and simulated in ISCAS85 benchmark circuits to evaluate the transitions and average power. The results show that transitions and average power are reduced considerably for functions other than hamming distance when compared with unordered test set and existing methods. Seller Inventory # 9783659180767
Buy New
US$ 58.82
US$ 70.70 shipping
Ships from Germany to U.S.A.
Ships from Germany to U.S.A.
Quantity: 1 available
Seller Image
Test Vector Reordering Method for Low Power Testing | Test Vector Reordering Method for Minimizing Power Dissipation in VLSI Circuits using Functional Metrics
Published by
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3659180769
ISBN 13: 9783659180767
New
Taschenbuch
Seller: preigu, Osnabrück, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. Test Vector Reordering Method for Low Power Testing | Test Vector Reordering Method for Minimizing Power Dissipation in VLSI Circuits using Functional Metrics | K. Paramasivam (u. a.) | Taschenbuch | 76 S. | Englisch | 2012 | LAP LAMBERT Academic Publishing | EAN 9783659180767 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu. Seller Inventory # 106376085
Buy New
US$ 51.98
US$ 81.59 shipping
Ships from Germany to U.S.A.
Ships from Germany to U.S.A.
Quantity: 5 available
Stock Image
Test Vector Reordering Method for Low Power Testing: Test Vector Reordering Method for Minimizing Power Dissipation in VLSI Circuits using Functional Metrics
Published by
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3659180769
ISBN 13: 9783659180767
Used
Paperback
Seller: Mispah books, Redhill, SURRE, United Kingdom
Seller rating 4 out of 5 stars
Paperback. Condition: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book. Seller Inventory # ERICA75836591807696
Buy Used
US$ 132.81
US$ 33.58 shipping
Ships from United Kingdom to U.S.A.
Ships from United Kingdom to U.S.A.
Quantity: 1 available