Items related to CMOS SRAM Memory Chip Design: High Speed and Low Power
Synopsis
Static random-access memory (SRAM) continues to be a critical component across a wide range of microelectronics applications from consumer wireless to high-end workstation and microprocessor applications. For almost all fields of applications, semiconductor memory has been a key enabling technology. It is forecasted that embedded memory in SOC designs will cover up to 90% of the total chip area. A representative example is the use of cache memory in microprocessors. The operational speed could be significantly improved by the application of on-chip cache memory Semiconductor memory arrays capable of storing large quantities of digital information are essential to all digital systems. The ever-increasing demand for larger data storage capacity has driven the fabrication technology and memory development toward more compact design rules and, consequently, toward higher storage densities. This book deals with design of low power static random-access memory cells and peripheral circuits for standalone RAMs, in 350nm focusing on stable operation and reduced leakage current and power dissipation in standby and active modes.
"synopsis" may belong to another edition of this title.
About the Author
Ms.Sakshi Rajput is working as Assistant Professor in Maharaja Surajmal Institute of Technology,Delhi.She received B.E.(Hons)in Electronics and Communication from University of Rajasthan,Jaipur and M.Tech(Hons)in VLSI Design from Guru Gobind Singh Indraprastha University,Delhi .Her research interest includes Low power VLSI design.
"About this title" may belong to another edition of this title.
Search results for CMOS SRAM Memory Chip Design: High Speed and Low Power
Seller Image
CMOS SRAM Memory Chip Design
Published by
LAP Lambert Academic Publishing Nov 2016, 2016
ISBN 10: 3659320374
ISBN 13: 9783659320378
New
Taschenbuch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Static random-access memory (SRAM) continues to be a critical component across a wide range of microelectronics applications from consumer wireless to high-end workstation and microprocessor applications. For almost all fields of applications, semiconductor memory has been a key enabling technology. It is forecasted that embedded memory in SOC designs will cover up to 90% of the total chip area. A representative example is the use of cache memory in microprocessors. The operational speed could be significantly improved by the application of on-chip cache memory Semiconductor memory arrays capable of storing large quantities of digital information are essential to all digital systems. The ever-increasing demand for larger data storage capacity has driven the fabrication technology and memory development toward more compact design rules and, consequently, toward higher storage densities. This book deals with design of low power static random-access memory cells and peripheral circuits for standalone RAMs, in 350nm focusing on stable operation and reduced leakage current and power dissipation in standby and active modes. 136 pp. Englisch. Seller Inventory # 9783659320378
Buy New
US$ 68.38
US$ 25.88 shipping
Ships from Germany to U.S.A.
Ships from Germany to U.S.A.
Quantity: 2 available
Seller Image
CMOS SRAM Memory Chip Design : High Speed and Low Power
Published by
LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659320374
ISBN 13: 9783659320378
New
Taschenbuch
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Static random-access memory (SRAM) continues to be a critical component across a wide range of microelectronics applications from consumer wireless to high-end workstation and microprocessor applications. For almost all fields of applications, semiconductor memory has been a key enabling technology. It is forecasted that embedded memory in SOC designs will cover up to 90% of the total chip area. A representative example is the use of cache memory in microprocessors. The operational speed could be significantly improved by the application of on-chip cache memory Semiconductor memory arrays capable of storing large quantities of digital information are essential to all digital systems. The ever-increasing demand for larger data storage capacity has driven the fabrication technology and memory development toward more compact design rules and, consequently, toward higher storage densities. This book deals with design of low power static random-access memory cells and peripheral circuits for standalone RAMs, in 350nm focusing on stable operation and reduced leakage current and power dissipation in standby and active modes. Seller Inventory # 9783659320378
Buy New
US$ 68.38
US$ 39.38 shipping
Ships from Germany to U.S.A.
Ships from Germany to U.S.A.
Quantity: 1 available
Seller Image
CMOS SRAM Memory Chip Design
Published by
LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659320374
ISBN 13: 9783659320378
New
Softcover
Seller: moluna, Greven, Germany
Seller rating 5 out of 5 stars
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Rajput SakshiMs.Sakshi Rajput is working as Assistant Professor in Maharaja Surajmal Institute of Technology,Delhi.She received B.E.(Hons)in Electronics and Communication from University of Rajasthan,Jaipur and M.Tech(Hons)in VLSI De. Seller Inventory # 5148317
Buy New
US$ 57.09
US$ 55.13 shipping
Ships from Germany to U.S.A.
Ships from Germany to U.S.A.
Quantity: Over 20 available
Stock Image
CMOS SRAM Memory Chip Design: High Speed and Low Power
Published by
LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659320374
ISBN 13: 9783659320378
Used
Paperback
Seller: Mispah books, Redhill, SURRE, United Kingdom
Seller rating 4 out of 5 stars
Paperback. Condition: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book. Seller Inventory # ERICA75836593203746
Buy Used
US$ 158.20
US$ 33.10 shipping
Ships from United Kingdom to U.S.A.
Ships from United Kingdom to U.S.A.
Quantity: 1 available
Seller Image
CMOS SRAM Memory Chip Design
Published by
LAP LAMBERT Academic Publishing Jan 2013, 2013
ISBN 10: 3659320374
ISBN 13: 9783659320378
New
Taschenbuch
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Static random-access memory (SRAM) continues to be a critical component across a wide range of microelectronics applications from consumer wireless to high-end workstation and microprocessor applications. For almost all fields of applications, semiconductor memory has been a key enabling technology. It is forecasted that embedded memory in SOC designs will cover up to 90% of the total chip area. A representative example is the use of cache memory in microprocessors. The operational speed could be significantly improved by the application of on-chip cache memory Semiconductor memory arrays capable of storing large quantities of digital information are essential to all digital systems. The ever-increasing demand for larger data storage capacity has driven the fabrication technology and memory development toward more compact design rules and, consequently, toward higher storage densities. This book deals with design of low power static random-access memory cells and peripheral circuits for standalone RAMs, in 350nm focusing on stable operation and reduced leakage current and power dissipation in standby and active modes.OmniScriptum SRL, Str. Armeneasca 28/1, office 1, 2012 Chisinau 136 pp. Englisch. Seller Inventory # 9783659320378
Buy New
US$ 273.52
US$ 67.51 shipping
Ships from Germany to U.S.A.
Ships from Germany to U.S.A.
Quantity: 1 available
Seller Image
CMOS SRAM Memory Chip Design | High Speed and Low Power
Published by
LAP LAMBERT Academic Publishing, 2016
ISBN 10: 3659320374
ISBN 13: 9783659320378
New
Taschenbuch
Seller: preigu, Osnabrück, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. CMOS SRAM Memory Chip Design | High Speed and Low Power | Sakshi Rajput | Taschenbuch | 136 S. | Englisch | 2016 | LAP LAMBERT Academic Publishing | EAN 9783659320378 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. Seller Inventory # 106105839
Buy New
US$ 273.52
US$ 78.77 shipping
Ships from Germany to U.S.A.
Ships from Germany to U.S.A.
Quantity: 5 available