Items related to 3D Networks-on-Chip Architecture Optimization for Low...
Synopsis
Three dimensional Networks-on-Chip (3D NoCs) have attracted a growing interest to solve on-chip communication demands of future multi-core embedded systems. However, 3D NoCs have not been completely accepted into the mainstream due to issues such as the high cost and complexity of manufacturing 3D vertical wires, larger memory, area and power consumption of 3D NoC components than that of conventional 2D NoC. This thesis aims at optimizing 3D NoCs by modeling and evaluating alternate NoC topologies, routing algorithms and mapping techniques to achieve optimized area, power and performance parameters (latency and throughput). Particularly, novel 3D NoC router architectures and their possible combinations have been investigated with the aim of achieving lower area and power consumption of on-chip communication components with a minimal performance trade-off. This book investigates different heterogeneous 3D NoC architectures which combine 2D and 3D routers to improve area and energy efficiency of 3D NoCs with minimal performance degradation.
"synopsis" may belong to another edition of this title.
About the Author
Dr Michael Opoku Agyeman received the BSc. (Hons.) in electrical and electronics engineering from KNUST, Ghana, in 2008, and the MSc. degree in embedded and distributed systems from LSBU, London, in 2009. He received the PhD from the department of computing at Glasgow Caledonian University, Glasgow, in 2014.
"About this title" may belong to another edition of this title.
- PublisherLAP LAMBERT Academic Publishing
- Publication date2015
- ISBN 10 3659758132
- ISBN 13 9783659758133
- BindingPaperback
- LanguageEnglish
- Number of pages180
Buy New
View this item
US$ 76.16
Shipping:
US$ 26.20
From Germany to U.S.A.
Search results for 3D Networks-on-Chip Architecture Optimization for Low...
Seller Image
3D Networks-on-Chip Architecture Optimization for Low Power Design
Published by
LAP LAMBERT Academic Publishing Jul 2015, 2015
ISBN 10: 3659758132
ISBN 13: 9783659758133
New
Taschenbuch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Three dimensional Networks-on-Chip (3D NoCs) have attracted a growing interest to solve on-chip communication demands of future multi-core embedded systems. However, 3D NoCs have not been completely accepted into the mainstream due to issues such as the high cost and complexity of manufacturing 3D vertical wires, larger memory, area and power consumption of 3D NoC components than that of conventional 2D NoC. This thesis aims at optimizing 3D NoCs by modeling and evaluating alternate NoC topologies, routing algorithms and mapping techniques to achieve optimized area, power and performance parameters (latency and throughput). Particularly, novel 3D NoC router architectures and their possible combinations have been investigated with the aim of achieving lower area and power consumption of on-chip communication components with a minimal performance trade-off. This book investigates different heterogeneous 3D NoC architectures which combine 2D and 3D routers to improve area and energy efficiency of 3D NoCs with minimal performance degradation. 180 pp. Englisch. Seller Inventory # 9783659758133
Quantity: 2 available
Seller Image
3D Networks-on-Chip Architecture Optimization for Low Power Design
Published by
LAP LAMBERT Academic Publishing, 2015
ISBN 10: 3659758132
ISBN 13: 9783659758133
New
Taschenbuch
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Three dimensional Networks-on-Chip (3D NoCs) have attracted a growing interest to solve on-chip communication demands of future multi-core embedded systems. However, 3D NoCs have not been completely accepted into the mainstream due to issues such as the high cost and complexity of manufacturing 3D vertical wires, larger memory, area and power consumption of 3D NoC components than that of conventional 2D NoC. This thesis aims at optimizing 3D NoCs by modeling and evaluating alternate NoC topologies, routing algorithms and mapping techniques to achieve optimized area, power and performance parameters (latency and throughput). Particularly, novel 3D NoC router architectures and their possible combinations have been investigated with the aim of achieving lower area and power consumption of on-chip communication components with a minimal performance trade-off. This book investigates different heterogeneous 3D NoC architectures which combine 2D and 3D routers to improve area and energy efficiency of 3D NoCs with minimal performance degradation. Seller Inventory # 9783659758133
Quantity: 1 available
Seller Image
3D Networks-on-Chip Architecture Optimization for Low Power Design
Published by
LAP LAMBERT Academic Publishing, 2015
ISBN 10: 3659758132
ISBN 13: 9783659758133
New
Softcover
Seller: moluna, Greven, Germany
Seller rating 5 out of 5 stars
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Opoku Agyeman MichaelDr Michael Opoku Agyeman received the BSc. (Hons.) in electrical and electronics engineering from KNUST, Ghana, in 2008, and the MSc. degree in embedded and distributed systems from LSBU, London, in 2009. He rece. Seller Inventory # 158962208
Quantity: Over 20 available
Stock Image
3D Networks-on-Chip Architecture Optimization for Low Power Design
Published by
LAP LAMBERT Academic Publishing, 2015
ISBN 10: 3659758132
ISBN 13: 9783659758133
New
paperback
Seller: dsmbooks, Liverpool, United Kingdom
Seller rating 4 out of 5 stars
paperback. Condition: New. New. book. Seller Inventory # D8S0-3-M-3659758132-6
Quantity: 1 available