Items related to Digital PLL for Audio Applications: Based on ASIC Low...
Synopsis
In this project, Verilog HDL is used for the implementation due to its compatibility with pure digital hardware like FPGA’s. The Digital PLL is simulated and verified on FPGA to experience its advantages. The circuit comprises of a phase detector, loop filter, Numerically Controlled Oscillator (NCO), and two clock dividers. The circuit was stabilized to produce the frequency in the audio frequency range of 9.7 KHz. This agreed with the classical phase-locked loop model for the system. The stable long-term frequency clock was verified on the FPGA to generate the required locking frequency. The DC logic synthesis and a new synopsis low power flow was experimented for back annotation and to obtain the maximum possible operating frequency and area, timing and power estimation.
"synopsis" may belong to another edition of this title.
About the Author
Shesharaman K.N received the B.E. degree in Electronics and Communication Engineering from Visvesvaraya Technological University,Karnataka, India in 2005 and M.Sc[Engg.] degree in VLSI System Design from Coventry University,U.K in 2007. His present research is focused on Analog, Mixed mode VLSI design and Data Converters for Medical Applications
"About this title" may belong to another edition of this title.
- PublisherLAP LAMBERT Academic Publishing
- Publication date2012
- ISBN 10 3848404516
- ISBN 13 9783848404513
- BindingPaperback
- LanguageEnglish
- Number of pages76
Buy New
View this item
US$ 56.79
US$ 25.88 shipping from Germany to U.S.A.
Destination, rates & speedsSearch results for Digital PLL for Audio Applications: Based on ASIC Low...
Seller Image
Digital PLL for Audio Applications
Published by
LAP LAMBERT Academic Publishing Feb 2012, 2012
ISBN 10: 3848404516
ISBN 13: 9783848404513
New
Taschenbuch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -In this project, Verilog HDL is used for the implementation due to its compatibility with pure digital hardware like FPGA's. The Digital PLL is simulated and verified on FPGA to experience its advantages. The circuit comprises of a phase detector, loop filter, Numerically Controlled Oscillator (NCO), and two clock dividers. The circuit was stabilized to produce the frequency in the audio frequency range of 9.7 KHz. This agreed with the classical phase-locked loop model for the system. The stable long-term frequency clock was verified on the FPGA to generate the required locking frequency. The DC logic synthesis and a new synopsis low power flow was experimented for back annotation and to obtain the maximum possible operating frequency and area, timing and power estimation. 76 pp. Englisch. Seller Inventory # 9783848404513
Quantity: 2 available
Seller Image
Digital PLL for Audio Applications : Based on ASIC Low Power and FPGA flow
Published by
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3848404516
ISBN 13: 9783848404513
New
Taschenbuch
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - In this project, Verilog HDL is used for the implementation due to its compatibility with pure digital hardware like FPGA's. The Digital PLL is simulated and verified on FPGA to experience its advantages. The circuit comprises of a phase detector, loop filter, Numerically Controlled Oscillator (NCO), and two clock dividers. The circuit was stabilized to produce the frequency in the audio frequency range of 9.7 KHz. This agreed with the classical phase-locked loop model for the system. The stable long-term frequency clock was verified on the FPGA to generate the required locking frequency. The DC logic synthesis and a new synopsis low power flow was experimented for back annotation and to obtain the maximum possible operating frequency and area, timing and power estimation. Seller Inventory # 9783848404513
Quantity: 1 available
Seller Image
Digital PLL for Audio Applications
Published by
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3848404516
ISBN 13: 9783848404513
New
Kartoniert / Broschiert
Seller: moluna, Greven, Germany
Seller rating 5 out of 5 stars
Kartoniert / Broschiert. Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: K Narayanan ShesharamanShesharaman K.N received the B.E. degree in Electronics and Communication Engineering from Visvesvaraya Technological University,Karnataka, India in 2005 and M.Sc[Engg.] degree in VLSI System Design from Coven. Seller Inventory # 5519806
Quantity: Over 20 available
Stock Image
Digital PLL for Audio Applications: Based on ASIC Low Power and FPGA flow
Published by
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3848404516
ISBN 13: 9783848404513
Used
Paperback
Seller: dsmbooks, Liverpool, United Kingdom
Seller rating 4 out of 5 stars
Paperback. Condition: Like New. Like New. book. Seller Inventory # D7F7-3-M-3848404516-6
Quantity: 1 available