Items related to IC芯片设计中的静&#...

IC芯片设计中的静态时序分析实践 - Softcover

 
9787111706861: IC芯片设计中的静态时序分析实践

Synopsis

Industry Industry Press Static Timing Analysis Practice in IC Chip Design in-depth introduces the basic knowledge and application methods of timing verification using static timing analysis in chip ...

"synopsis" may belong to another edition of this title.

  • PublisherMachinery Industry Press
  • Publication date2022
  • ISBN 10 7111706862
  • ISBN 13 9787111706861
  • BindingPaperback
  • LanguageChinese

Search results for IC芯片设计中的静&#...

Stock Image

[ MEI ] J. BA SI KA ER ( J.Bhasker ) . [ MEI ] LA KAI SHEN CHA DA ( Rakesh Chadha )
ISBN 10: 7111706862 ISBN 13: 9787111706861
New paperback

Seller: liu xing, Nanjing, JS, China

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

paperback. Condition: New. Language:Chinese.Paperback.Pub Date:2022-07-01 Pages:361 Publisher:Mechanical Industry Press Static Timing Analysis Practice in IC Chip Design in-depth introduces the basic knowledge and application methods of timing verification using static timing analysis in chip design. Important issues affecting the timing of nanoscale circuit designs. including interconnect line models. timing calculations. and crosstalk effects. are covered. and are explained in detail under different processes. enviro. Seller Inventory # NX045817

Contact seller

Buy New

US$ 165.75
Convert currency
Shipping: US$ 18.00
From China to U.S.A.
Destination, rates & speeds

Quantity: 1 available

Add to basket

Stock Image

[ MEI ] J. BA SI KA ER ( J.Bhasker ) . [ MEI ] LA KAI SHEN CHA DA ( Rakesh Chadha )
Published by Machinery Industry Press, 2022
ISBN 10: 7111706862 ISBN 13: 9787111706861
New paperback

Seller: liu xing, Nanjing, JS, China

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

paperback. Condition: New. Language:Chinese.Paperback.Pub Date:2022-07-01 Pages:361 Publisher:Mechanical Industry Press Static Timing Analysis Practice in IC Chip Design in-depth introduces the basic knowledge and application methods of timing verification using static timing analysis in chip design. Important issues affecting the timing of nanoscale circuit designs. including interconnect line models. timing calculations. and crosstalk effects. are covered. and are explained in detail under different processes. enviro. Seller Inventory # AMZ065583_NX045817_065583

Contact seller

Buy New

US$ 165.75
Convert currency
Shipping: US$ 18.00
From China to U.S.A.
Destination, rates & speeds

Quantity: 3 available

Add to basket