Items related to Advanced Xilinx FPGA Applications: General Comments...

Advanced Xilinx FPGA Applications: General Comments and IP core design and development(Chinese Edition) - Softcover

 
Image Not Available

Synopsis

Pub Date: 2014-08-01 Pages: 284 Language: Chinese Publisher: Electronic Industry Press book systematically explains the field of communication networks inside Xilinx FPGA IP hard core. To the popular Xilinx Virtex-6 models chip. for example. in the field of communication covering Xilinx FPGA IP core mainstream explain Xilinx FPGA clock resources and DCM. PLL and MMCM clock management features and use; introduce Block RAM resources generated based ROM. RAM. FIFO and CAM use nuclear processes. Elaborated TEMAC nuclear background knowledge. internal structure. interface timing and configuration parameters. given generate instances; introduce LVDS technical specifications. source synchronous implementations and to offset technology. explain Xilinx FPGA in IODELAYE1. ISERDES1 and OSERDES nuclear use; elaborate Xilinx FPGA DDR3 controller IP core structures. module division. the i...

"synopsis" may belong to another edition of this title.

  • PublisherElectronic Industry Press
  • Publication date2014
  • ISBN 10 7121238357
  • ISBN 13 9787121238352
  • BindingPaperback
  • LanguageChinese

Search results for Advanced Xilinx FPGA Applications: General Comments...

Stock Image

HUANG WAN WEI . DONG YONG JI . YI PENG . LI YU FENG
Published by Electronic Industry Press, 2014
ISBN 10: 7121238357 ISBN 13: 9787121238352
New paperback

Seller: liu xing, Nanjing, JS, China

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

paperback. Condition: New. Pub Date: 2014-08-01 Pages: 284 Language: Chinese Publisher: Electronic Industry Press book systematically explains the field of communication networks inside Xilinx FPGA IP hard core. To the popular Xilinx Virtex-6 models chip. for example. in the field of communication covering Xilinx FPGA IP core mainstream explain Xilinx FPGA clock resources and DCM. PLL and MMCM clock management features and use; introduce Block RAM resources generated based ROM. RAM. FIFO and CAM use nuclear processes. . Seller Inventory # BZ035557

Contact seller

Buy New

US$ 80.65
Convert currency
Shipping: US$ 15.00
From China to U.S.A.
Destination, rates & speeds

Quantity: 5 available

Add to basket