Items related to FPGA design practical exercise (Advanced Skills)(Chinese...

FPGA design practical exercise (Advanced Skills)(Chinese Edition) - Softcover

 
9787302404439: FPGA design practical exercise (Advanced Skills)(Chinese Edition)

Synopsis

Language:Chinese.Paperback. Pub Date: 2015-09-01 Pages: 309 Publisher: Tsinghua University Press Modern FPGA structure more complex. multi-clock domain design is now the norm. For the function of the circuit. the reset structure are essential. In synchronous logic design how to deal well with asynchronous reset. even across multiple clock domain transfer Challenge (asynchronous) reset signal is logic engineers often face. In addition to the book devoted to the design method of the circuit. but also describes the state machine design. Based on the introduction of these general circuit structure. code optimization. and also describes how to design a comprehensive and layout optimization related content. FPGA design practical exercise (Advanced Skills) for communications engineering. electronic engineering. computers. microelectronics and other professional development and have...

"synopsis" may belong to another edition of this title.

  • PublisherTsinghua University Press
  • Publication date2015
  • ISBN 10 7302404437
  • ISBN 13 9787302404439
  • BindingPaperback
  • LanguageChinese

Search results for FPGA design practical exercise (Advanced Skills)(Chinese...

Seller Image

WANG MIN ZHI ZHU
Published by Tsinghua University Press, 2015
ISBN 10: 7302404437 ISBN 13: 9787302404439
New paperback

Seller: liu xing, Nanjing, JS, China

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

paperback. Condition: New. Language:Chinese.Paperback. Pub Date: 2015-09-01 Pages: 309 Publisher: Tsinghua University Press Modern FPGA structure more complex. multi-clock domain design is now the norm. For the function of the circuit. the reset structure are essential. In synchronous logic design how to deal well with asynchronous reset. even across multiple clock domain transfer Challenge (asynchronous) reset signal is logic engineers often face. In addition to the book devoted to the design method of the circuit. bu. Seller Inventory # CX020286

Contact seller

Buy New

US$ 87.42
Convert currency
Shipping: US$ 15.00
From China to U.S.A.
Destination, rates & speeds

Quantity: 5 available

Add to basket