A Digital Signal Processor with specific instruction sets and meant for a specific application is called as Application specific Instruction set Processor(ASIP). The optimization of an ASIP becomes handy if it is designed in a higher level of abstraction that is higher than Register Transfer Level (RTL). Several stages are required to design a processor which are architecture design implementation, software development, instruction and system verification. Verification of such ASIPs at various design stages is a tedious job to do. This book presents the architecture description of a simple DSP processor using Architecture Description Language (ADL) based instruction set description. The design process is more consistent after allowing maximum flexibility. Furthermore, it enables the design process in both instruction and cycle accurate modes. The design process of a three stage pipelined FIR Filter processor is demonstrated as a case study.

About the Author

Researcher in the area of Analog and mixed signal VLSI Design techniques from NIT, Rourkela, India. Completed Master degree in the area of VLSI Design from NIT, Rourkela. Published two international journals and 6 conference papers.

"About this title" may belong to another edition of this title.

Store Description

We carry a wide selection of books from South Asia, United States, UK.

Visit Seller's Storefront

Seller's business information

Readingos GmbH
Kaiserstra�e 47, Frankfurt am Main, 60329, Germany

Sale & Shipping Terms

Terms of Sale

Shipping Terms

To ensure faster delivery, books may be shipped from any of the following locations Germany, the United Kingdom (UK), the United States (US), based on the buyer's address and product availability.