Application Specific Instruction Set Processor Design

Umakanta Nanda

ISBN 10: 3659114111 / ISBN 13: 9783659114113

Published by LAP LAMBERT Academic Publishing Jun 2014, 2014

About this Item

This item is printed on demand - Print on Demand Titel. Neuware -A Digital Signal Processor with specific instruction sets and meant for a specific application is called as Application specific Instruction set Processor(ASIP). The optimization of an ASIP becomes handy if it is designed in a higher level of abstraction that is higher than Register Transfer Level (RTL). Several stages are required to design a processor which are architecture design implementation, software development, instruction and system verification. Verification of such ASIPs at various design stages is a tedious job to do. This book presents the architecture description of a simple DSP processor using Architecture Description Language (ADL) based instruction set description. The design process is more consistent after allowing maximum flexibility. Furthermore, it enables the design process in both instruction and cycle accurate modes. The design process of a three stage pipelined FIR Filter processor is demonstrated as a case study.Books on Demand GmbH, Überseering 33, 22297 Hamburg 68 pp. Englisch.

Seller Inventory # 9783659114113

Bibliographic Details

• Title: Application Specific Instruction Set Processor Design
• Publisher: LAP LAMBERT Academic Publishing Jun 2014
• Publication Date: 2014
• Language: English
• ISBN 10: 3659114111
• ISBN 13: 9783659114113
• Binding: Taschenbuch
• Condition: Neu

About this title

Synopsis

A Digital Signal Processor with specific instruction sets and meant for a specific application is called as Application specific Instruction set Processor(ASIP). The optimization of an ASIP becomes handy if it is designed in a higher level of abstraction that is higher than Register Transfer Level (RTL). Several stages are required to design a processor which are architecture design implementation, software development, instruction and system verification. Verification of such ASIPs at various design stages is a tedious job to do. This book presents the architecture description of a simple DSP processor using Architecture Description Language (ADL) based instruction set description. The design process is more consistent after allowing maximum flexibility. Furthermore, it enables the design process in both instruction and cycle accurate modes. The design process of a three stage pipelined FIR Filter processor is demonstrated as a case study.

About the Author

Researcher in the area of Analog and mixed signal VLSI Design techniques from NIT, Rourkela, India. Completed Master degree in the area of VLSI Design from NIT, Rourkela. Published two international journals and 6 conference papers.