CHIP DESIGN FOR SUBMICRON VLSI: CMOS LAYOUT AND SIMULATION

UYEMURA

ISBN 10: 053446629X / ISBN 13: 9780534466299

Published by CENGAGE LEARNING, 2005

About this Item

Brand New! Fast Delivery US Edition and ship within 24-48 hours. Deliver by FedEx and Dhl, & Aramex, UPS, & USPS and we do accept APO and PO BOX Addresses. Order can be delivered worldwide within 7-10 days and we do have flat rate for up to 2LB. Extra shipping charges will be requested if the Book weight is more than 5 LB. This Item May be shipped from India, United states & United Kingdom. Depending on your location and availability.

Seller Inventory # CBS 9780534466299

Bibliographic Details

• Title: CHIP DESIGN FOR SUBMICRON VLSI: CMOS LAYOUT AND SIMULATION
• Publisher: CENGAGE LEARNING
• Publication Date: 2005
• Language: English
• ISBN 10: 053446629X
• ISBN 13: 9780534466299
• Binding: Hardcover
• Condition: Brand New

About this title

Synopsis

The text is organized around first introducing the global view of digital integrated circuit design, VLSI and design automation, and then sequentially developing the topics from the materials and devices level, up through the circuits and then system level. This mirrors the structural hierarchy of the chip design field itself. While building a solid foundation and reference for the chip design, it integrates the discussion with hands-on examples of the design automation software, included in the book, to illustrate not only the layout and simulation concepts, but also how an industry designer would put them into practice. Both theory and application are effectively integrated into a cohesive treatment of the subject and art of chip design.

About the Author

John P. Uyemura is Professor of Electrical and Computer Engineering, late of Georgia Institute of Technology.