CUDA and GPU Parallel Computing Engineering: Accelerating Scientific and High-Performance Workloads Through CUDA Kernels, Memory Optimization, and Multi-GPU Scaling
Language: English
Published by Independently published, 2026
- Softcover
- New

Seller: California Books, Miami, FL, U.S.A.California Books
AbeBooks seller since October 27, 2023
Condition: New
US$ 23.00
Quantity: Over 20 available
Add to basketItem description from seller
Print on Demand.
Seller Inventory # I-9798196510748
- Title
- CUDA and GPU Parallel Computing Engineering: Accelerating Scientific and High-Performance Workloads Through CUDA Kernels, Memory Optimization, and Multi-GPU Scaling
- Author
- Virek, Eamon
- Publisher
- Independently published
- Publication year
- 2026
- Condition
- New
- Binding
- Soft cover
- Language
- English
- ISBN 13
- 9798196510748
A practical guide to high-performance CUDA development for engineers, researchers, and developers who need more than introductory examples. This book focuses on the full workflow of GPU computing, from understanding how streaming multiprocessors execute warps to building maintainable, testable, and scalable applications for real scientific workloads.
The chapters move from core architecture and programming fundamentals into profiling, memory tuning, numerical accuracy, and multi-GPU scaling. You will see how to turn a correct kernel into an efficient one, how to measure bottlenecks with Nsight tools, and how to make informed tradeoffs between occupancy, bandwidth, latency, and precision.
What this book covers
- GPU architecture and execution behavior, including warps, scheduling, memory hierarchy, and data movement costs.
- CUDA kernel design, with launch configuration, indexing, synchronization, debugging, and reusable interfaces.
- Performance engineering, using profiling metrics and iterative optimization based on measured results.
- Memory optimization, including coalescing, shared memory tiling, register pressure, cache behavior, and data layout.
- Common scientific patterns, such as stencils, reductions, scans, sparse formats, and batched linear algebra.
- Numerical correctness, with floating point behavior, stable summation, boundary handling, and CPU validation.
- Advanced coordination techniques, such as warp and block level operations, streams, events, and asynchronous overlap.
- Host and multi-GPU engineering, covering pinned memory, unified memory, partitioning strategies, NCCL, halo exchange, and scaling studies.
Why it stands out
- Engineering-first approach, centered on real optimization decisions rather than isolated syntax.
- Workflow oriented, with profiling, testing, benchmarking, and regression tracking built into the discussion.
- Useful for scientific computing, especially stencil solvers, sparse methods, reductions, and iterative pipelines.
- Built for maintainability, with guidance on project structure, code reuse, and repeatable validation.
Ideal for anyone who wants to write CUDA code that is not only correct, but also fast, traceable, and ready for production-scale workloads.
"Synopsis" may belong to another edition of this title.
California Books
Miami, FL, U.S.A.
AbeBooks seller since October 27, 2023
Shipping rates within U.S.A.
| Item | 3 to 7 business days | 2 to 5 business days |
|---|---|---|
| First item | US$ 0.00 | US$ 12.00 |
Payment methods
Store description
We have 20 years experience selling books worldwide! Friendly customer support. Your satisfaction guaranteed!
Specialty
All authorized categoriesSeller's business information
Miramar International Services LLC
FL, U.S.A.
Terms of sale
www.californiabooks.com
Shipping terms
www.californiabooks.com