Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Language: English
Published by Springer, 2012
- Softcover
- New

Seller: Majestic Books, Hounslow, United KingdomMajestic Books
4-star seller
AbeBooks seller since January 19, 2007
Softcover
Condition: New
US$ 247.41
US$ 8.60 shipping
Ships from United Kingdom to U.S.A.
Quantity: 4 available
Add to basketFree 30-day returns
Item description from seller
Print on Demand pp. 204 49:B&W 6.14 x 9.21 in or 234 x 156 mm (Royal 8vo) Perfect Bound on White w/Gloss Lam.
Seller Inventory # 94586482
- Title
- Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
- Author
- Monteiro Jose Devadas Srinivas
- Publisher
- Springer
- Publication year
- 2012
- Condition
- New
- Binding
- Soft cover
- Language
- English
- ISBN 10
- 1461379016
- ISBN 13
- 9781461379010
Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as well as battery life. For some systems, power has become the most critical design constraint.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modeling correlation in time and by calculating the probabilities of present state lines.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The authors then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle.
Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits concludes with a summary and directions for future research.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modeling correlation in time and by calculating the probabilities of present state lines.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The authors then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle.
Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits concludes with a summary and directions for future research.
"Synopsis" may belong to another edition of this title.
Majestic Books
Hounslow, United Kingdom
4-star seller
AbeBooks seller since January 19, 2007
Shipping rates from United Kingdom to U.S.A.
| Item | 14 to 45 business days | 5 to 10 business days |
|---|---|---|
| First item | US$ 8.60 | US$ 13.04 |
Payment methods
Store description
We specialise in General Interest Books from South Asian countries.
Specialty
Art, Economics, Buddhism, Religion, Sociology, PaintingSeller's business information
BOOKS AND PERIODICALS AGENCY LTD
Unit 4 Alice way,
Hounslow, United Kingdom TW3 3UD
Terms of sale
Returns accepted if you are not satisfied with the Service or Book.
Shipping terms
Best packaging and fast delivery