Debugging Systems-on-chip: Communication-centric and Abstraction-based Techniques
Language: English
Published by Springer Verlag, 2016
- Softcover
- New

Seller: Revaluation Books, Exeter, United KingdomRevaluation Books
AbeBooks seller since January 6, 2003
Condition: New
US$ 224.11
Quantity: 2 available
Add to basketItem description from seller
reprint edition. 328 pages. 9.25x6.10x0.77 inches. In Stock.
Seller Inventory # x-3319356925
- Title
- Debugging Systems-on-chip: Communication-centric and Abstraction-based Techniques
- Author
- Vermeulen, Bart/ Goossens, Kees
- Publisher
- Springer Verlag
- Publication year
- 2016
- Condition
- Brand New
- Binding
- Paperback
- Language
- English
- ISBN 10
- 3319356925
- ISBN 13
- 9783319356921
- Item weight
- 4.99 kilograms
This book describes an approach and supporting infrastructure to facilitate debugging the silicon implementation of a System-on-Chip (SOC), allowing its associated product to be introduced into the market more quickly. Readers learn step-by-step the key requirements for debugging a modern, silicon SOC implementation, nine factors that complicate this debugging task, and a new debug approach that addresses these requirements and complicating factors. The authors’ novel communication-centric, scan-based, abstraction-based, run/stop-based (CSAR) debug approach is discussed in detail, showing how it helps to meet debug requirements and address the nine, previously identified factors that complicate debugging silicon implementations of SOCs. The authors also derive the debug infrastructure requirements to support debugging of a silicon implementation of an SOC with their CSAR debug approach. This debug infrastructure consists of a generic on-chip debug architecture, a configurable automated design-for-debug flow to be used during the design of an SOC, and customizable off-chip debugger software. Coverage includes an evaluation of the efficiency and effectiveness of the CSAR approach and its supporting infrastructure, using six industrial SOCs and an illustrative, example SOC model. The authors also quantify the hardware cost and design effort to support their approach.
"Synopsis" may belong to another edition of this title.
About the Author
Bart Vermeulen received his MSc and PhD degrees in Electrical Engineering from the Eindhoven University of Technology in respectively 1997 and 2013. He is currently a Senior Principal in the Central Research and Development organization of NXP Semiconductors, The Netherlands. His research interests include the design, validation and test of robust, distributed architectures for embedded systems. He published 40+ papers and 8 patents.
Kees Goossens received his PhD in Computer Science from the University of Edinburgh in 1993 on hardware verification using embeddings of formal semantics of hardware description languages in proof systems. He worked for Philips/NXP Research from 1995 to 2010 on networks on chip for consumer electronics. He is professor at the Eindhoven University of Technology, where his research focusses on composable, predictable, low-power embedded systems. He published 2 books, 100+ papers and 24 patents.
"About the title" may belong to another edition of this title.
Revaluation Books
Exeter, United Kingdom
AbeBooks seller since January 6, 2003
Shipping rates from United Kingdom to U.S.A.
| Item | 2 to 3 business days | 7 to 14 business days |
|---|---|---|
| First item | US$ 46.25 | US$ 46.25 |
Payment methods
Seller's business information
Edward Bowditch Ltd
Exstowe, Exton
Exeter, United Kingdom EX3 0PP
Terms of sale
Legal entity name: Edward Bowditch Ltd
Legal entity form: Limited company
Business correspondence address: Exstowe, Exton, Exeter, EX3 0PP
Company registration number: 04916632
VAT registration: GB834241546
Authorised representative: Mr. E. Bowditch
Shipping terms
Orders usually dispatched within two working days. Please note that at this time all domestic United Kingdom orders are sent by trackable UPS courier, we choose not to offer a lower cost alternative.