Design, Analysis and Test of Logic Circuits Under Uncertainty (Lecture Notes in Electrical Engineering, 115)
Language: English
Published by Springer, 2014
- Softcover
- Used

Seller: Mispah books, Redhill, Surrey, United KingdomMispah books
AbeBooks seller since April 15, 2021
Condition: Used - As new
US$ 218.63
Quantity: 1 available
Add to basketItem description from seller
LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS.
Seller Inventory # ERICA80094007979826
- Title
- Design, Analysis and Test of Logic Circuits Under Uncertainty (Lecture Notes in Electrical Engineering, 115)
- Author
- Krishnaswamy, Smita, Markov, Igor L., Hayes, John P.
- Publisher
- Springer
- Publication year
- 2014
- Condition
- Like New
- Book Type
- book
- Binding
- Paperback
- Language
- English
- ISBN 10
- 9400797982
- ISBN 13
- 9789400797987
"Synopsis" may belong to another edition of this title.
From the Back Cover
Integrated circuits (ICs) increasingly exhibit uncertain characteristics due to soft errors, inherently probabilistic devices, and manufacturing variability. As device technologies scale, these effects can be detrimental to the reliability of logic circuits. To improve future semiconductor designs, this book describes methods for analyzing, designing, and testing circuits subject to probabilistic effects. The authors first develop techniques to model inherently probabilistic methods in logic circuits and to test circuits for determining their reliability after they are manufactured. Then, they study error-masking mechanisms intrinsic to digital circuits and show how to leverage them to design more reliable circuits. The book describes techniques for:
• Modeling and reasoning about probabilistic behavior in logic circuits, including a matrix-based reliability-analysis framework;
• Accurate analysis of soft-error rate (SER) based on functional-simulation, sufficiently scalable for use in gate-level optimizations;
• Logic synthesis for greater resilience against soft errors, which improves reliability using moderate overhead in area and performance;
• Test-generation and test-compaction methods aimed at probabilistic faults in logic circuits that facilitate accurate and efficient post-manufacture measurement of soft-error susceptibility.
"About the title" may belong to another edition of this title.
Mispah books
Redhill, Surrey, United Kingdom
AbeBooks seller since April 15, 2021
Shipping rates from United Kingdom to U.S.A.
| Item | 14 to 15 business days | 9 to 10 business days |
|---|---|---|
| First item | US$ 33.17 | US$ 35.82 |
Payment methods
Store description
We have collection of General books ,Science Books, Fiction & Academic Books. we ship from multiple location. Delhi, US and UK Return Address Mispah books flat4 , Centenary court, 30 Warwick Road Redhill , SURRE RH1 1FQ United Kingdom
Specialty
Fiction & Academic Books, Science, GeneralSeller's business information
Mispah books
United Kingdom
Terms of sale
We offer excellent customer service & easy return facility.
we ship from Multiple location,UK,India,US
Return address:
Mispah books
flat4 ,
Centenary court, 30 Warwick Road
Redhill , SURRE RH1 1FQ
United Kingdom
Shipping terms
Our rates depends on weight of the item & shipping destination