Design and Implementation of Reconfigurable CRC Circuit using FPGA

Chitra Raju

ISBN 10: 6200587868 / ISBN 13: 9786200587862

Published by LAP LAMBERT Academic Publishing Jun 2020, 2020

About this Item

Neuware -Cyclic Redundancy Check is the most powerful of the redundancy checking techniques.CRC continues to be best suited for network based applications, which are characterized by medium level noise. In this book, The aim is designing and implementing a CRC circuit architecture , which is reconfigurable in terms of CRC polynomial and message size using FPGA. It is best suited for communication between PCs ,where error detection and retransmission is of main concern rather than error correction.The FPGA serves as the control unit to facilitate the communication between the PCs. Frequency division is performed to match the speed between the computer and the FPGA.The implementation is done up to 32-bit CRC polynomial. Appropriate CRC selection is done using a look up table depending on the applicationThe resulting circuit is of reduced cost, improved speed and significant capabilities to operate an extensive range of CRC polynomials and message width instead of just one. 100 pp. Englisch.

Seller Inventory # 9786200587862

Bibliographic Details

• Title: Design and Implementation of Reconfigurable CRC Circuit using FPGA
• Publisher: LAP LAMBERT Academic Publishing Jun 2020
• Publication Date: 2020
• Language: English
• ISBN 10: 6200587868
• ISBN 13: 9786200587862
• Binding: Taschenbuch
• Condition: Neu
• Dimensions: 220W x 150H x 7D millimeters 220 millimeters width by 150 millimeters height by 7 millimeters depth
• Weight: 167 grams

About this title

Synopsis

Cyclic Redundancy Check is the most powerful of the redundancy checking techniques.CRC continues to be best suited for network based applications, which are characterized by medium level noise. In this book, The aim is designing and implementing a CRC circuit architecture , which is reconfigurable in terms of CRC polynomial and message size using FPGA. It is best suited for communication between PCs ,where error detection and retransmission is of main concern rather than error correction.The FPGA serves as the control unit to facilitate the communication between the PCs. Frequency division is performed to match the speed between the computer and the FPGA.The implementation is done up to 32-bit CRC polynomial. Appropriate CRC selection is done using a look up table depending on the applicationThe resulting circuit is of reduced cost, improved speed and significant capabilities to operate an extensive range of CRC polynomials and message width instead of just one.