The most research on the power consumption of circuits has been concentrated on the switching power and the power dissipated by the leakage current has been the relatively minor area. However, in the current VLSI process, the sub-threshold current becomes one of the major factors of the power consumption, especially in high-end memory. To reduce the leakage power in the SRAM, the power gating method can be applied and a major technique of the power gating is using sleep transistors to control the sub-threshold current. In this project, dual threshold voltages are adopted; normal SRAM cells have lower threshold voltages and the higher threshold voltages control the sleep transistors. The size of sleep transistors can be chosen by the worst case current and are applied to every block.

"About this title" may belong to another edition of this title.

Store Description

We specialise in General Interest Books from South Asian countries.

Visit Seller's Storefront

Seller's business information

BOOKS AND PERIODICALS AGENCY LTD
90 Barnet Gate Lane, Barnet, EN5 2AX, United Kingdom

Sale & Shipping Terms

Terms of Sale

Returns accepted if you are not satisfied with the Service or Book.

Shipping Terms

Best packaging and fast delivery

Shipping rates from United Kingdom to U.S.A.

Shipping rates from United Kingdom to U.S.A.
Order quantity	14 to 45 business days	5 to 10 business days
First item	US$ 8.77	US$ 13.30

Delivery times are set by sellers and vary by carrier and location. Orders passing through Customs may face delays and buyers are responsible for any associated duties or fees. Sellers may contact you regarding additional charges to cover any increased costs to ship your items.