Design Of Stereo Vision Processor: From Algorithm To Hardware Implementation

Han, Sang-Kyo; Han, Sang-Kyo

ISBN 10: 3844333819 / ISBN 13: 9783844333817

Published by Lap Lambert Academic Publishing, 2011

About this Item

56 pages. 8.66x5.91x0.13 inches. In Stock.

Seller Inventory # __3844333819

Bibliographic Details

• Title: Design Of Stereo Vision Processor: From Algorithm To Hardware Implementation
• Publisher: Lap Lambert Academic Publishing
• Publication Date: 2011
• Language: English
• ISBN 10: 3844333819
• ISBN 13: 9783844333817
• Binding: Paperback
• Condition: Brand New
• Weight: 0.09 kilograms

About this title

Synopsis

This book presents the VLSI architecture to achieve high-throughput and improved-quality stereo vision for real applications. The stereo vision processor generates gray-scale output images with depth information from input images taken by two CMOS Image Sensors (CIS). The depth estimator using the sum of absolute differences (SAD) algorithm as stereo matching technique is implemented on hardware by exploiting pipelining and parallelism. To produce depth maps with improved-quality at real-time, pre- and post-processing units are adopted, and to enhance the adaptability of the system to real environments, special function registers (SFRs) are assigned to vision parameters. The design using 0.18um standard CMOS technology can operate at 120MHz clock, achieving over 140 frames/sec depth maps with 320 by 240 image size and 64 disparity levels. Experimental results based on images taken in real world and the Middlebury data set will be presented. Comparison data with existing hardware systems and hardware specifications of the proposed processor will be given.

About the Author

Sang-Kyo Han received the B.E. degree in electrical engineering from KoreaUniversity, Seoul in 2002, and the M.S. degree in computer engineering from the University of Maryland, College Park in 2010, respectively. He worked with LG Electronics in Seoul, and currently joined Samsung Electronics as a senior engineer of system-on-chip design group.