Designing VLSI Network Nodes to Reduce Memory Traffic in a Shared Memory Parallel Computer

Dickey, Susan; Gottlieb, Allan; Kenner, Richard

ISBN 10: 1341619346 / ISBN 13: 9781341619342

Published by Palala Press, 2015

About this Item

Seller Inventory # I-9781341619342

Bibliographic Details

• Title: Designing VLSI Network Nodes to Reduce Memory Traffic in a Shared Memory Parallel Computer
• Publisher: Palala Press
• Publication Date: 2015
• Language: English
• ISBN 10: 1341619346
• ISBN 13: 9781341619342
• Binding: Hardcover
• Condition: New

About this title

Synopsis

This work has been selected by scholars as being culturally important, and is part of the knowledge base of civilization as we know it. This work was reproduced from the original artifact, and remains as true to the original work as possible. Therefore, you will see the original copyright references, library stamps (as most of these works have been housed in our most important libraries around the world), and other notations in the work.

This work is in the public domain in the United States of America, and possibly other nations. Within the United States, you may freely copy and distribute this work, as no entity (individual or corporate) has a copyright on the body of the work.

As a reproduction of a historical artifact, this work may contain missing or blurred pages, poor pictures, errant marks, etc. Scholars believe, and we concur, that this work is important enough to be preserved, reproduced, and made generally available to the public. We appreciate your support of the preservation process, and thank you for being an important part of keeping this knowledge alive and relevant.