- Softcover
- New

Seller: Books Puddle, New York, NY, U.S.A.Books Puddle
4-star seller
AbeBooks seller since November 22, 2018
Softcover
Condition: New
US$ 161.17
US$ 3.99 shipping
Ships within U.S.A.
Quantity: 4 available
Add to basketItem description from seller
pp. xiv + 249.
Seller Inventory # 2697845903
- Title
- Formal Semantics for VHDL
- Publisher
- Springer
- Publication year
- 2012
- Condition
- New
- Binding
- Soft cover
- Language
- English
- ISBN 10
- 1461359414
- ISBN 13
- 9781461359418
It is recognized that formal design and verification methods are an important requirement for the attainment of high quality system designs. The field has evolved enormously during the last few years, resulting in the fact that formal design and verification methods are nowadays supported by several tools, both commercial and academic.
If different tools and users are to generate and read the same language then it is necessary that the same semantics is assigned by them to all constructs and elements of the language. The current IEEE standard VHDL language reference manual (LRM) tries to define VHDL as well as possible in a descriptive way, explaining the semantics in English. But rigor and clarity are very hard to maintain in a semantics defined in this way, and that has already given rise to many misconceptions and contradictory interpretations.
Formal Semantics for VHDL is the first book that puts forward a cohesive set of semantics for the VHDL language. The chapters describe several semantics each based on a different underlying formalism: two of them use Petri nets as target language, and two of them higher order logic. Two use functional concepts, and finally another uses the concept of evolving algebras.
Formal Semantics for VHDL is essential reading for researchers in formal methods and can be used as a text for an advanced course on the subject.
If different tools and users are to generate and read the same language then it is necessary that the same semantics is assigned by them to all constructs and elements of the language. The current IEEE standard VHDL language reference manual (LRM) tries to define VHDL as well as possible in a descriptive way, explaining the semantics in English. But rigor and clarity are very hard to maintain in a semantics defined in this way, and that has already given rise to many misconceptions and contradictory interpretations.
Formal Semantics for VHDL is the first book that puts forward a cohesive set of semantics for the VHDL language. The chapters describe several semantics each based on a different underlying formalism: two of them use Petri nets as target language, and two of them higher order logic. Two use functional concepts, and finally another uses the concept of evolving algebras.
Formal Semantics for VHDL is essential reading for researchers in formal methods and can be used as a text for an advanced course on the subject.
"Synopsis" may belong to another edition of this title.
Books Puddle
New York, NY, U.S.A.
4-star seller
AbeBooks seller since November 22, 2018
Shipping rates within U.S.A.
| Item | 12 to 19 business days | 12 to 14 business days |
|---|---|---|
| First item | US$ 3.99 | US$ 6.99 |
Payment methods
Store description
I mainly carry imported books from South East Asia / South Asia for readers of all Age Groups.
Specialty
South Asian and South East Asian Culture, Religion, Art etcSeller's business information
PLETOS INC
6931 51st Avenue, WOODSIDE
Woodside, NY U.S.A. 11377
Terms of sale
We accept return for those books which are received damaged. Though we take appropriate care in packing to avoid such situation.