A HDL & Verilog Code: Simulated Output

Sudhan, Manu, S., Manjunatha

ISBN 10: 3848423243 / ISBN 13: 9783848423248

Published by LAP LAMBERT Academic Publishing, 2012

About this Item

LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS.

Seller Inventory # ERICA75838484232436

Bibliographic Details

• Title: A HDL & Verilog Code: Simulated Output
• Publisher: LAP LAMBERT Academic Publishing
• Publication Date: 2012
• Language: English
• ISBN 10: 3848423243
• ISBN 13: 9783848423248
• Binding: Paperback
• Condition: Like New
• Book Type: book

About this title

Synopsis

In electronics, a hardware description language or HDL is any language from a class of computer languages, specification languages, or modeling languages for formal description and design of electronic circuits, and most-commonly, digital logic. It can describe the circuit's operation, its design and organization, and tests to verify its operation by means of simulation. HDLs are standard text-based expressions of the spatial and temporal structure and behaviour of electronic systems. Like concurrent programming languages, HDL syntax and semantics includes explicit notations for expressing concurrency. However, in contrast to most software programming languages, HDLs also include an explicit notion of time, which is a primary attribute of hardware. Languages whose only characteristic is to express circuit connectivity between hierarchies of blocks are properly classified as netlist languages used on electric computer-aided design (CAD).

About the Author

B S Manusudhan/ECE/ATME College of Engineering,best academic achievement awardee.Core inventor of CBICT .Published many research papers in national & international level.Working on VLSI domain for designing "ATME-P2011" Processor.