IMPLEMENTATION OF HIGH PERFORMANCE 32-BIT RISC CORE ARCHITECTURE

Arrabotu, Chandra Shaker; Rajani, M.; Ravi Chandan, D.

ISBN 10: 6206183300 ISBN 13: 9786206183303

Published by LAP LAMBERT Academic Publishing, 2023

Language: English

Condition: New Soft cover

Sold by Books Puddle, New York, NY, U.S.A.

AbeBooks Seller since November 22, 2018

Seller rating 4 out of 5 stars

View this seller's items

View all copies of this book

New - Soft cover

Condition: New

Price:

US$ 64.28

US$ 3.99 shipping
Ships within U.S.A.

Quantity: 4 available

Add to basket

Free 30-day returns

About this Item

Seller Inventory # 26405956130

Report this item

Bibliographic Details

Title: IMPLEMENTATION OF HIGH PERFORMANCE 32-BIT RISC CORE ARCHITECTURE
Publisher: LAP LAMBERT Academic Publishing
Publication Date: 2023
Language: English
ISBN 10: 6206183300
ISBN 13: 9786206183303
Binding: Soft cover
Condition: New

Store Description

I mainly carry imported books from South East Asia / South Asia for readers of all Age Groups.

Visit Seller's Storefront

Seller's business information

PLETOS INC
6931 51st Avenue, WOODSIDE, Woodside, NY, 11377, U.S.A.

Sale & Shipping Terms

Terms of Sale

We accept return for those books which are received damaged. Though we take appropriate care in packing to avoid such situation.

Shipping Terms

Shipping rates within U.S.A.

Shipping rates within U.S.A.
Order quantity	12 to 19 business days	12 to 14 business days
First item	US$ 3.99	US$ 6.99

Delivery times are set by sellers and vary by carrier and location. Orders passing through Customs may face delays and buyers are responsible for any associated duties or fees. Sellers may contact you regarding additional charges to cover any increased costs to ship your items.

Payment Methods

Add to Wants