Provides coverage of IDDQ testing, including discussion of the correlation between physical defects and logical faults, and how IDDQ testing detects these defects. This title presents information on test generation for IDDQ testing; use of stuck-at and random vectors for IDDQ testing; use of IDDQ testing in factory production lines; cost benefit analysis; instrumentation issues; off-chip and on-chip current senors; ATE interface; case studies with memories and microprocessors; and proposed IEE QTAG standards. It also supplies planning guidelines and optimization methods, together with numerous examples ranging from simple circuits to extensive case studies. It should be useful as a reference for designers and test engineers.

"About this title" may belong to another edition of this title.

Store Description

Visit Seller's Storefront

Seller's business information

SHIMEDIA
NY, U.S.A.

Sale & Shipping Terms

Terms of Sale

Shipping Terms

Shipping rates within U.S.A.

Shipping rates within U.S.A.
Order quantity	5 to 14 business days	5 to 14 business days
First item	US$ 0.00	US$ 14.00

Delivery times are set by sellers and vary by carrier and location. Orders passing through Customs may face delays and buyers are responsible for any associated duties or fees. Sellers may contact you regarding additional charges to cover any increased costs to ship your items.