Implementation of FFT Processor In Nanometer Technologies : Low Power Design Methodologies of FFT Processor

Padma Challa

ISBN 10: 6208224608 / ISBN 13: 9786208224608

Published by LAP LAMBERT Academic Publishing, 2024

About this Item

nach der Bestellung gedruckt Neuware - Printed after ordering.

Seller Inventory # 9786208224608

Bibliographic Details

• Title: Implementation of FFT Processor In Nanometer Technologies : Low Power Design Methodologies of FFT Processor
• Publisher: LAP LAMBERT Academic Publishing
• Publication Date: 2024
• Language: English
• ISBN 10: 6208224608
• ISBN 13: 9786208224608
• Binding: Taschenbuch
• Condition: Neu
• Dimensions: 220W x 150H x 9D millimeters 220 millimeters width by 150 millimeters height by 9 millimeters depth
• Weight: 233 grams

About this title

Synopsis

OFDM is mainly used to transmit video and audio signals efficiently with high performance and speed. FFT has various applications in, digital signal processing, and biomedical applications. There is a demand for semiconductor technology in terms of high performance, low area and power consumption. This increasing power is a significant problem in current processing communication technology. Therefore, various low-power FFT processors are designed to maximise the system life and meet consumer demand by extending the battery life at a lower cost. In this thesis, FFT processor is designed by using optimized radix 2 DIT butterfly structure with proposed floating point adders and floating point multipliers. The performance of the proposed binary floating point Vedic multiplier is compared with existing floating point multipliers with different adders. The designed cached FFT processor using radix 26 algorithm with SDF pipeline architecture, compared the performance parameters like area, power and operating frequency with existing pipeline architectures. We demonstrated that our proposed Binary floating point Vedic multiplier in Cached radix 26 SDF FFT achieves better power consumption.