Loop Tiling for Parallelism

Language: English

Published by Springer US, 2012

1461369487 / 9781461369486

Series: Book 132 of 260 - The Springer International Series in Engineering and Computer Science

  • Softcover
  • New
See all details

Seller: moluna, Greven, Germanymoluna

5-star seller

AbeBooks seller since July 9, 2020

View this seller's items
Softcover

Condition: New

US$ 162.83

US$ 56.88 shipping 
Ships from Germany to U.S.A.

Quantity: Over 20 available

Add to basket
Free 30-day returns

Item description from seller

Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Loop tiling, as one of the most important compiler optimizations, is beneficial for both parallel machines and uniprocessors with a memory hierarchy. This book explores the use of loop tiling for reducing communication cost and improving parallelism for.

Seller Inventory # 4195101

Title
Loop Tiling for Parallelism
Author
Jingling Xue
Publisher
Springer US
Publication year
2012
Condition
New
Binding
Soft cover
Language
English
ISBN 10
1461369487
ISBN 13
9781461369486
Series
Book 132 of 260: The Springer International Series in Engineering and Computer Science

moluna

Greven, Germany

5-star seller

AbeBooks seller since July 9, 2020

Shipping rates from Germany to U.S.A.

Item16 to 45 business days16 to 45 business days
First itemUS$ 56.88US$ 56.88
Delivery times are set by sellers and vary by carrier and location. Orders passing through Customs may face delays and buyers are responsible for any associated duties or fees. Sellers may contact you regarding additional charges to cover any increased costs to ship your items.

Payment methods

  • Visa
  • Mastercard
  • American Express
  • Apple Pay
  • Google Pay
  • Bank Wire Transfer
  • Check
  • Paypal

Store description

Online Handel nur mit Neubüchern

Seller's business information

Moluna GmbH

Engberdingdamm 27
Greven, Germany 48268