Low Power and High Speed Parallel Multipliers for DSP Applications | Performance Evaluation of Low Power and High Speed Bypassing and Booth Multipliers for Digital Signal Processing

Nirlakalla Ravi (u. a.)

ISBN 10: 3659953423 / ISBN 13: 9783659953422

Published by LAP LAMBERT Academic Publishing, 2016

About this Item

Low Power and High Speed Parallel Multipliers for DSP Applications | Performance Evaluation of Low Power and High Speed Bypassing and Booth Multipliers for Digital Signal Processing | Nirlakalla Ravi (u. a.) | Taschenbuch | 188 S. | Englisch | 2016 | LAP LAMBERT Academic Publishing | EAN 9783659953422 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu.

Seller Inventory # 107921630

Bibliographic Details

• Title: Low Power and High Speed Parallel Multipliers for DSP Applications | Performance Evaluation of Low Power and High Speed Bypassing and Booth Multipliers for Digital Signal Processing
• Publisher: LAP LAMBERT Academic Publishing
• Publication Date: 2016
• Language: English
• ISBN 10: 3659953423
• ISBN 13: 9783659953422
• Binding: Taschenbuch
• Condition: Neu
• Dimensions: 220W x 150H x 12D millimeters 220 millimeters width by 150 millimeters height by 12 millimeters depth
• Weight: 298 grams
• Seller catalogs:
  • Bücher

About this title

Synopsis

The remarkable increase in transistor densities in modern VLSI systems has direct to a surge in power and energy dissipation to levels not seen before. This tendency will continue to produce as more transistors are packed into the same area. Therefore, power and energy-aware design flows are becoming trendy in both ends of the design space, high-performance and portable applications. In this study, the power and energy reduction techniques at the architecture, circuit, and device levels are presented. With the intention of diminishing power, we proposed a novel method for Conventional Array Multiplier. In the proposed design, final adder RCA is removed and the generated carry bits from the partial products are fed to the input of a full adder cell whose one of the input is zero. We applied final adder RCA removal method at the final addition stage of Column Bypassing Multiplier and Modified Booth Encoder Multiplier for low power applications. The proposed MBEM encoder is designed with only one XOR with two inputs and two outputs. Between two outputs, one is taken at before of an inverter, the function is XNOR. The second is taken at after the inverter for XOR function.

About the Author

Dr.N RAVI is a Professor in the Dept. of Physics, Rajeev Gandhi Memorial College of Engineering & Technology (Autonomous), Nandyal, AP, India. Reviewer for RJMS USA, IGI Global Journal- JITR, Elsevier CEE Journal etc. He has published 20 research papers in various Int. Journals. TPC for Int. Conferences. Fellow: IRED (USA), IACSIT (SG), IAENG (HK).