Memory Subsystem in Multicore Architectures | Design and analysis of a coherent memory subsystem for FPGA-based multicore embedded systems

Vahid Roostaie

ISBN 10: 3659636819 / ISBN 13: 9783659636813

Published by LAP LAMBERT Academic Publishing, 2014

About this Item

Memory Subsystem in Multicore Architectures | Design and analysis of a coherent memory subsystem for FPGA-based multicore embedded systems | Vahid Roostaie | Taschenbuch | 172 S. | Englisch | 2014 | LAP LAMBERT Academic Publishing | EAN 9783659636813 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu.

Seller Inventory # 105001626

Bibliographic Details

• Title: Memory Subsystem in Multicore Architectures | Design and analysis of a coherent memory subsystem for FPGA-based multicore embedded systems
• Publisher: LAP LAMBERT Academic Publishing
• Publication Date: 2014
• Language: English
• ISBN 10: 3659636819
• ISBN 13: 9783659636813
• Binding: Taschenbuch
• Condition: Neu
• Dimensions: 220W x 150H x 11D millimeters 220 millimeters width by 150 millimeters height by 11 millimeters depth
• Weight: 274 grams
• Seller catalogs:
  • Bücher

About this title

Synopsis

Cache coherency and memory consistency are of the most decisive and challenging issues in the design of shared-memory multi-core systems that influence both the correctness and performance of parallel programs. In this book, we identify and analyze the problem of designing a coherent/consistent memory subsystem in general and then focus on FPGA-based multi-core embedded systems containing general purpose CPU's and dedicated hardware accelerators. We narrow down the range of the problem by targeting only the stream-based applications and developing dedicated application-specific solutions. A flexible Windowed-FIFO communication pattern is proposed to be used by the parallel programs being run on the multi-core system. The software APIs for the FPGA platform are implemented and tested, a customized streaming cache memory is designed, implemented and tested based on the proposed communication pattern and in the end, example embedded systems are developed and tested on the FPGA platform to prove the correct functionality of the APIs, the cache memory and the coherent data communication between the cores.

About the Author

I was born in Tehran, Iran in 1979.After my bachelor in hardwareengineering, I worked formore than 6 years in Iran,Malaysia and Netherlands as adigital system design and verificationengineer. I then joinedTUDelft and completedmy master in embedded systems in 2011.I went back to industry andhave been working on digital systemsever since.