Optimized Hardware Realization of Computationally Intensive Algorithms: Using Field Programmable Gate Array

Qasim, Syed Manzoor

ISBN 10: 6134981710 / ISBN 13: 9786134981712

Published by LAP LAMBERT Academic Publishing, 2019

About this Item

NEW. SHIPS FROM MULTIPLE LOCATIONS.

Seller Inventory # ERICA82961349817106

Bibliographic Details

• Title: Optimized Hardware Realization of Computationally Intensive Algorithms: Using Field Programmable Gate Array
• Publisher: LAP LAMBERT Academic Publishing
• Publication Date: 2019
• Language: English
• ISBN 10: 6134981710
• ISBN 13: 9786134981712
• Binding: paperback
• Condition: New
• Book Type: book

About this title

Synopsis

Computationally Intensive algorithms such as those used in image and signal processing, multimedia, telecommunications, cryptography, networking and computation in general were first realized using software running on programmable Digital Signal Processors (DSPs) or microprocessors. However, with advancements in Very Large Scale Integration (VLSI) technology, hardware realization has become an attractive alternative. Significant speedup in computation time can be achieved by assigning complex computation intensive tasks to hardware and by exploiting the inherent parallelism in the algorithms. Recent advancements in Field Programmable Gate Array (FPGA) technology and availability of advanced Electronic Design Automation (EDA) tools have made it possible to efficiently realize computation intensive algorithms using low cost hardware. In this monograph, two distinct algorithms, one from image processing and other from DSP domain are optimally realized in FPGA.